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Abstract
Buxa, Peter E. M.S. Egr., Department of Electrical Engineering, Wright State Univer-
sity, 2007. Parameterizable Channelized Wideband Digital Receiver for High Update
Rate.
Wideband digital receivers are important components used prevalently by the
United States Air Force for many modern electronic warfare systems. Currently, many
digital receiver architectures are designed for a specific mission requirement and are
not parameterizable, modular, or reusable for varying mission requirements. Also,
many designs are technology, platform, and vendor dependent which make upgrading
existing fielded systems costly and difficult. Additionally, current wideband FFT-
based digital receivers must wait until a number of samples equal to the size of the
FFT are collected before spectral information can be updated. Achieving a high
spectral update rate is important for the accurate detection of the time of arrival
of radar pulses so that enemy signals can be detected and located quickly. Current
methods to increase the effective spectral update rate by N require an N -fold increase
in clock rate or an N -fold increase in area. For this research, a parameterizable
channelized wideband digital receiver architecture is proposed that takes advantage
of the tradeoffs between frequency resolution and spectral update rate while preserving
bandwidth, reducing hardware requirements, and increasing throughput. The design
is completely parameterizable to suit varying mission requirements, and it has been
written in generic VHDL which was targeted toward FPGA and ASIC platforms with
no code modification. Components developed in VHDL include the decimation filter
and Parks-McClellan filter design algorithm. The FPGA implementation was fully
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Parameterizable Channelized Wideband Digital
Receiver for High Update Rate
I. Introduction
The United States Air Force has a large need for wideband digital receivers thatcan be used in Electronic Warfare (EW) systems for defense of air and space
assets as well as to locate and neutralize adversaries. It is very important to have the
capability to examine large portions of the Radio Frequency (RF) spectrum instan-
taneously to exploit any signals of interest. The rate at which the RF spectrum can
be sampled is also important for interception of pulsed signals such as those emitted
from radar.
Digital EW receivers are used to examine large bandwidths (on the order of
1 GHz or more) of the RF spectrum instantaneously in order to detect signals of
interest [29]. This means that any signal that is within the bandwidth of interest
can be received all of the time without needing to tune the receiver. Subsequently,
it is easier to search a snapshot of the band of interest rather than scanning over the
whole band and possibly missing signal information. Because wideband EW intercept
receivers must operate in an environment where the information of the input signal
is unknown, large bandwidth scans are crucial for the discovery of unknown signals.
The rate at which a digital receiver can sample the RF spectrum is also im-
portant. Digital EW receivers that are used for protection of a host platform must
generate warning information in time to avoid imminent threats [25]. In addition, a
fast spectrum update rate is useful for accurate detection of the time of arrival (TOA)
of radar pulses. This is important for characterization of incoming pulses from enemy
radar so that the target can be quickly located, tracked, or jammed. Consequently, a
fast update rate of the RF spectrum allows the warfighter to monitor the spectrum
more quickly without missing crucial signal information.
1
1.1 Motivation
Digital receivers are important components of many modern electronic warfare
(EW) and radar systems. Nonetheless, it is important that a digital receiver design be
as flexible as possible to address a profusion of varying mission requirements. Ideally,
a digital receiver design should be capable of trading speed, area, and power to fulfill
system requirements. In addition, the design should be parameterizable, modular,
and technology, platform, and vendor independent. Such designs are feasible, but
rarely implemented as such. This research attempts to address these issues by im-
plementing a parameterizable channelized wideband digital receiver design that can
trade frequency resolution for update rate while preserving bandwidth.
Currently, digital receivers based on the Fast Fourier Transform (FFT) either
increase the clock rate or overlap multiple FFTs to increase the spectrum update
rate. For example, the Monobit receiver [21] uses a 256-point FFT at a 2.56 GHz
sampling frequency to achieve a time resolution of 100 ns. In order to halve the time
resolution to 50 ns, the FFT must either run at double the sampling rate which would
require a 2x increase in performance, or two 256-point FFTs can be used which would
double the required area. Hardware limitations may preclude the use of either method
for wideband digital receivers due to the large bandwidths and high sampling rates
required. The digital receiver design in this research explores a method of trading
frequency resolution for a faster update rate while preserving desired bandwidth,
reducing area, and increasing performance.
Another aspect of current digital receiver architectures is that many are de-
signed for a specific mission requirement and are not parameterizable, modular, or
reusable for varying mission requirements. As a result, many designs cannot scale or
adapt to various instantaneous frequency, dynamic range, or sensitivity requirements.
When the government has a need for digital receiver hardware that requires certain
specifications, the contractor will most always produce the design as required, but
flexibility, scalability, and reusability is usually not considered. This is unfortunate,
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because common functions and basic components found in many digital receivers must
be recoded every time a new digital receiver design with different system specifications
is required.
In addition to the need for parameterizable designs, care must be taken to
avoid designing components that are written to be platform, technology, or vendor
dependent. For example, an FFT can be specifically coded for a XilinxR© Field Pro-
grammable Gate Array (FPGA) or it can be targeted toward an Application-Specific
Integrated Circuit (ASIC) on a 130 nm IBMR© process. In either case, the design
must be significantly modified if a different platform, vendor, or technology is chosen
for future upgrades. Ideally, designs should be developed in a way so that existing
fielded systems can be seamlessly upgraded to the latest technologies, independent of
a platform or technology specific to a certain manufacturer. As a result, the transi-
tion of the most advanced technologies into weapon systems can be performed at a
significantly reduced cost.
1.2 Research Goal
The goal of this research is to design, implement, and test a parameterizable
channelized wideband digital receiver that takes advantage of the tradeoffs between
frequency resolution and spectral update rate while preserving bandwidth. Emphasis
is placed on achieving a high update rate for more accurate TOA calculation of radar
pulses. Because the design is parameterizable, accuracy, power, area, and speed
tradeoffs are explored. The design is written in generic VHDL and targeted to an
FPGA and ASIC design using the same code for both platforms. The design was
implemented and tested on a XilinxR© FPGA board, and results were analyzed.
1.3 Research Approach
In order to fulfill the goals as stated, a specific research approach was followed.
First, effort was taken to understand the theory of decimation in the frequency do-
main in terms of a mathematical and filter bank description of its characteristics
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and operation. Second, the theoretical description was coded using MATLABR© for
floating point and fixed point simulation. After verifying the ideal floating point sim-
ulation, the fixed point simulation was used to consider the effect of quantization as a
result of running fixed-point operations in hardware. Next, the digital receiver design
was coded in generic VHDL and the design was thoroughly tested with behavioral
simulation and verified with the fixed-point MATLABR© model. Once behavioral sim-
ulation was complete, synthesis and timing-based simulation was performed to verify
the design would run as expected with the chosen parameters in the targeted FPGA.
Finally, the design was loaded onto the FPGA board and the digital receiver was
tested with real world signals and characterized in terms of expected performance.
1.3.1 Digital Receiver Design. A typical EW digital receiver in this research
is considered to include all of the digital processing components on the backend of a
full EW receiver system. Figure 1 shows what is contained within a typical digital
EW receiver.
Figure 1: A typical digital EW receiver [29]
The input signal arrives from the analog subsystem, and the signal is digitized
by an analog-to-digital converter (ADC). The digitized data from the ADC is then
fed into a spectrum estimator, which is usually an FFT, and then a parameter en-
coder analyzes the spectrum and outputs pulse descriptor words that describe the
characteristics of the input signal [29].
Figure 2 shows a block diagram of the parameterizable channelized wideband
digital receiver architecture as would be implemented in an FPGA or ASIC. For this
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design, a decimation filter and FFT in the shaded block are the two components
that have been developed for this research. The decimation filter is responsible for
the frequency domain decimation and it has been designed as a fully parameterizable
polyphase filter written in generic VHDL. The FFT component was generated from
a C-Based FFT VHDL generator that has been provided from prior research. The
encoder/signal processor, though required in a full digital receiver has not yet been
implemented nor is within the scope of this research. Nonetheless, the design explored
in this research gives the system designer flexibility to design a digital receiver to a
specific set of system requirements.
Figure 2: The Parameterizable Channelized Wideband Digital Receiver
1.3.2 Testing and Analysis. Although the digital receiver design developed
for this research was targeted toward both an FPGA and ASIC, the design was imple-
mented on an FPGA and tested to verify its expected performance. Unfortunately,
the ASIC design was submitted for fabrication, but will not be available to be tested
until three months after the completion of this thesis. Fortunately, development on an
FPGA requires a much shorter time for programming, and it is the preferred method
for testing the correct operation of an initial design in actual hardware.
The testing of the FPGA was performed with a XilinxR© Virtex-IV XtremeDSP
board, complete with an onboard ADC. The parameters of the design were chosen as
to maximize all of the available logic in the targeted FPGA, as well as the capabilities
of the board itself. Both single-tone and two-tone testing was performed to measure
the instantaneous dynamic range of the receiver across the desired bandwidth. Anal-
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ysis was then performed on the measured data to verify that it matched the simulated
performance of the channelized wideband digital receiver.
1.4 Document Organization
This thesis document is organized in five chapters. Chapter I provides a synopsis
of the thesis, containing the motivation for this research. Chapter II gives compre-
hensive background information on aspects of the research that the reader may not be
familiar with. Chapter III covers the methodology and approach used in this research
to fulfill the goals as stated in the introduction. Here, the design is fully described
from mathematical description to final implementation. Chapter IV provides results
and analysis pertaining to the proposed design. In this chapter, analysis of hardware
requirements is explained as well as methods to correctly choose the parameters of a
design based on system specifications. Test results from the FPGA implementation is
also presented and discussed. Finally, Chapter V discusses final conclusions, lessons
learned, and future areas of research pertaining to the parameterizable channelized
wideband digital receiver.
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II. Background and Theory
Wideband digital receivers are crucial components in modern Electronic War-fare (EW) systems. The United States Air Force has a large need for wide-
band digital receivers to defend its air and space assets as well as to locate and
neutralize adversaries. Wideband EW receivers are primarily used for the detection
and characterization of radar signals, but can also be used to scan a wide band of
the frequency spectrum to identify signals of interest. The two most common digital
components found in wideband digital receiver designs are the digital filter and FFT.
In designing digital receivers, it is important to consider reuse of existing components
to fulfill mission requirements. For this reason, a large focus of this research has
been to create generic code which can synthesize specific designs based on a set of
parameters. As a result, the parameterizable channelized wideband digital receiver
implemented in this research can be designed for a variety of mission requirements.
2.1 Aspects of a Wideband EW Digital Receiver
2.1.1 Electronic Warfare. A wideband digital receiver is an integral compo-
nent of a larger class of electronic warfare systems. Electronic warfare is an approach
to exploit and control the Electro-magnetic (EM) spectrum [25]. EW provides a
means to counter any hostile actions from enemy forces in the EM spectrum which
include communications, navigation, and radar functions. An EW system is used to
protect military resources from various enemy threats which originate from the EM
spectrum [29]. Examples of such threats include sonar, enemy communications, radar,
and infrared and laser based weapons.
There are three operational functions of EW systems [25, 29]:
• Electronic Support (ES), which collects information on the sampled EM envi-
ronment and generates warning information;
• Electronic Self-Protection (EP), which protects the host platform against an
electronic threat;
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• Electronic Attack (EA), which jams and/or disturbs enemy systems electroni-
cally.
Because ES systems, like the wideband receiver, do not radiate energy, they are
referred to as passive EW systems [29]. Their purpose is to intercept, locate, record,
and analyze signals in the EM spectrum [25]. The rate at which the ES system can
sample the EM environment is of utmost importance since warning information has
to be generated by the host platform in time to avoid imminent threats. Generally,
the sample rate of an ES system is determined by the signal propagation delay and
processing latency of the receiver. Historically, tactical EW systems have been known
to analyze and report activity in the EM environment on the order of a second after
the signal is received [25]. However, for more recent systems, millisecond accuracy is
preferable.
It is important to keep the threat detection time of the ES system as small
as possible to allow the EP system to protect the host platform. For example, if a
radar or infrared missile guidance signal is detected by an ES system on an airplane,
countermeasures can be released by the EP system. If the ES system is too slow in the
detection of a fast homing missile, the complete EW system is useless in protecting
the host platform.
There are five classes of ES systems which are also known as EW Intercept
systems [29].
1. Acoustic intercept receivers are used to detect sonar and ship movement and
normally operate at frequencies below 30 kHz.
2. Communication intercept receivers are used to exploit enemy communications
of which a majority operate below 2 GHz.
3. Radar intercept receivers are used to detect enemy radar of which a majority
operate in the 2 GHz to 18 GHz frequency range.
4. Infrared intercept receivers detect the plume of an attacking missile.
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5. Laser intercept receivers detect laser signals from weapons guidance systems.
The architecture explored in this research specifically focuses on a wideband digital
intercept receiver that is capable of exploiting both radar and communications sig-
nals. More emphasis is placed on detection of radar, however, since radar signals
generally have wider bandwidths and operate in a larger portion of the EM spectrum.
Communication receivers, on the other hand, historically use narrower bandwidths.
Nonetheless, since the basic digital hardware components that comprise radar (wide-
band) and communication (narrowband) intercept receivers are similar, it is important
to distinguish the differences between these types of systems.
2.1.2 Wideband EW vs. Narrowband Communication Receivers. Wideband
and narrowband digital receivers are two important types of systems used in EW and
communications. Historically, wideband digital receivers have been used to intercept
wideband pulsed radar signals, and narrowband receivers have been used to receive
communication signals. Due to advances in digital signal processing techniques, the
basic components of these types of receivers are very similar, and for a parameterizable
digital receiver design as discussed in this research, the architecture could be applied
to either type of system.
Wideband receivers have a very wide instantaneous input bandwidth of about
1 GHz or larger [29]. This allows any signal in the bandwidth of interest to be
intercepted instantaneously without needing to tune the receiver. This is important
for detection of pulsed radar signals emitting Linear Frequency Modulated (LFM)
waveforms capable of more than 200 MHz bandwidth [23]. Wideband waveforms
emitted by radar is important since the wider the bandwidth, the more accurate the
range measurement to the target. This is crucial for high resolution imaging used in
synthetic aperture radar (SAR) [26]. Unfortunately, the larger the bandwidth, the
shorter the width of the pulse, so the wideband digital receiver must also be capable
of sampling the spectrum rapidly to ensure no pulses are missed and the Time of
Arrival (TOA) of a pulse is accurately calculated.
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Another advantage of wideband receivers is that having a wide instantaneous
bandwidth can allow tracking of multiple signals simultaneously. Subsequently, wide-
band digital receivers are also used for analyzing the EM spectrum for any signals of
interest. Unfortunately, wide bandwidth can mean less dynamic range since there is
more noise in the spectrum due to the larger bandwidth [23]. Dynamic range is an
important factor in the ability for the receiver to characterize signals in the presence
of noise and spurious frequencies. As a result, a wideband receiver can be used to
provide coarse signal information over a large instantaneous bandwidth and direct a
narrow band receiver, with a larger dynamic range, to obtain a fine measurement on
the input signals. This is the primary function of a wideband queuing receiver [29].
Narrowband receivers, commonly have a much narrower bandwidth, and are
mainly used as communication receivers [29]. Examples of narrowband communi-
cation receivers include, AM, FM, and television channels which occupy 10 kHz,
200 kHz, and 6 MHz bandwidths respectively. With the recent advent of wire-
less broadband communications the instantaneous bandwidth of communication re-
ceivers is approaching what is considered wideband [29]. Operating modes such as
Ultra-Wideband (UWB), multi-band Orthogonal Frequency Division Multiplexing
(OFDM), and spread spectrum are found in consumer wireless products which use
these wideband techniques to increase communications throughput [4, 24]. In fact,
UWB bandwidths of 1.5 GHz and greater are being developed in consumer products
for indoor use [34].
Despite the fact that narrowband communication receivers are approaching wide
instantaneous bandwidths, there are two important aspects that distinguish them
from wideband EW receivers. First, in the design of communication receivers, the
frequency, modulation, and bandwidth of the incoming signal is known. As a result,
the communication receiver can be designed optimally for the input signal [29]. Even
a radar receiver can be considered a communication receiver because the received
signal is known to be a function of the transmitted signal and a matched filter is
used on the radar receiver to maximize detectability of a target [23, 29]. Wideband
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EW intercept receivers, on the other hand, must operate in an environment where the
information of the input signal is unknown. In addition, a transmitter may use spread
spectrum techniques such as pulsed FM chirp, polyphase coded signals, and frequency
hopping to avoid detection by an intercept receiver [4,29]. Nonetheless, these signals
are generally much simpler to detect than communication type signals [29].
Another major difference between narrowband communication receivers and
wideband EW intercept receivers is EW receivers output pulse descriptor words
(PDWs), which describe the characteristics of a detected signal. Such characteris-
tics include frequency, angle of arrival, pulse width, pulse amplitude, and time of
arrival on each received pulse [29]. Narrowband communications receivers, on the
other hand, recover information emitted by the transmitter, such as video for TV, or
audio for FM. In addition, a majority of communication receivers receive continuous
wave (CW) signals, whereas EW receivers are designed primarily to receive pulsed
radar signals (but can still exploit CW signals). For this reason, TOA is a much more
important metric for wideband EW receivers than it is for communication receivers.
Consequently, the focus of a wideband EW receiver is the fast sampling of the EW
spectrum for signal detection and characterization, whereas for the communication
receiver, it is simply the recovery of information from a specific type of signal.
2.1.3 The Analog Wideband EW Receiver. The concept of a digital wide-
band EW receiver is generally recent. Conventional EW receivers are primarily made
up of analog components. In addition, there are many different architectures for EW
receivers based on desired requirements, such as sensitivity, input signal range, dy-
namic range, response time, and how many simultaneous signals can be detected [29].
With recent advancements in ADCs, recent research has concentrated on using digital
receiver architecture to replace many of the traditional analog functions of conven-
tional receiver design.
A basic diagram of a conventional analog EW receiver architecture is shown
in Figure 2.1. The EW receiver itself consists of an RF section and a parameter
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encoder. The antenna at the left captures pulsed RF signals that are generated by
most radars. RF ranges from 2 GHz to 100 GHz, but for radar, the most popular
frequency range is from 2 to 18 GHz [29]. Next an RF converter down-converts a
high frequency signal into a lower intermediate frequency (IF) signal so that the EW
receiver can more easily process the same bandwidth signal at a lower frequency. The
signal then proliferates to the RF section that can contain further signal conditioning
devices such as filters and amplifiers. In most analog EW receivers, the RF section
contains a diode envelope video detector which converts the RF signals into video,
or DC signals [29]. Unfortunately, this means that the receiver cannot process more
than one signal. In order to do so, channelized, compressive, and Bragg cell receivers
are used and are further discussed in [29]. Once the signal is converted to a video
signal, it proceeds to the para (or parameter) encoder.
Figure 2.1: A conventional EW receiver [29]
The para encoder is responsible for outputting a digital word describing the
parameters of the signal. This is also known as a pulse descriptor word. The pa-
rameters of a PDW can contain pulse amplitude (PA), pulse width (PW), time of
arrival (TOA), carrier or RF frequency, and angle of arrival (AOA) [29]. Not all EW
receivers can output all five parameters. Generally, receiver design problems occur
in the parameter encoder design, which is subject to deficiencies, such as reporting
erroneous frequency [29]. As a result, a satisfactory encoder is difficult to achieve.
The digital processor is responsible for gathering PDWs from the parameter
encoder. Further processing is done on these PDWs to fully characterize signals of
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interest. In the battlefield, many signals are present, and it is usually assumed that
a receiver will face a few million pulses per second from multiple radars, whether
friendly or not [29]. The digital processor must sort out these signals and possibly
queue other systems. As a result, the function of the digital processor can vary greatly
based on mission requirements.
2.1.4 The Digital Wideband EW Receiver. Recent research in general re-
ceiver design has focused on using digital signal processing to replace many of the
functions of analog components. With advancements in ADCs and the increase in
digital processing speed, digital receivers are the primary types of receivers being
researched and designed today [29].
The primary reason for trading analog functionality for digital domain process-
ing is that digital signal processing (DSP) has performance advantages related to
manufacturability, to insensitivity to the environment, and a greater ability to absorb
design changes compared to analog counterparts [8]. High quality analog components
have to be manufactured with tight tolerances and are always performance dependent
on environmental factors such as temperature. As a result, there is a high impact on
cost. Digital components can be designed or even reconfigured to work with a myriad
of requirements using a generic hardware architecture. Such is the idea of software
defined radio as discussed in [17]. Nonetheless, analog components are still a necessity
for high frequency RF signal processing since ADCs that can directly sample the 2-18
GHz band and higher are scarce and are primarily in the research stage.
A basic diagram of a digital EW receiver is shown in Figure 2.2. Compared to
the analog EW receiver, the video detector is replaced with an ADC, which outputs
digitized data that are samples of the incoming signal in the time domain [29]. This
data must then be converted to the frequency domain with some type of spectral
estimator. Spectral estimation is commonly done using a digital Fast Fourier Trans-
form which will be discussed further in section 2.2.2. The digital representation of the
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frequency spectrum is then output to the parameter encoder which generates PDWs
containing the five parameters.
Figure 2.2: A typical digital EW receiver [29]
Once the ADC has digitized the signal, the rest of the processing is digital. As a
result, there are no more signal integrity losses associated with temperature drifting,
gain variation or DC level shifting as in analog circuits [29]. Even so, there are two
areas of concern to be dealt with when designing an EW digital receiver. These are
increasing the input instantaneous bandwidth and real-time processing to produce
the desired PDW in a timely fashion [29].
The instantaneous bandwidth is a direct function of the sampling rate of the
ADC. Due to the Nyquist sampling criterion, the instantaneous bandwidth must be
less than half of the sampling rate of the ADC. For example, for an ADC to have
1 GHz of bandwidth, the sampling rate must be at least 2 Gsamples/second. In
addition, the number of output bits per sample has a direct effect on the dynamic
range and sensitivity of the receiver on the order of 6dB per bit [29]. For this reason,
wide bandwidth, high dynamic range ADCs are greatly desired in wideband digital
receiver designs, and these designs tend to utilize cutting-edge ADCs.
Real-time processing (on the order of nanoseconds) is another critical design
aspect that is considered in digital EW receiver design [29]. In order to keep up with
a high bandwidth ADC, the digital components processing the ADC data must have
a fast enough update rate so that no data is thrown away. In addition, low latency
and high update rate for the spectrum estimator and parameter encoder are crucial
so that accurate TOA estimates of radar pulses can be calculated. If the resultant
14
PDWs are formed quickly and accurately, the digital processor can act quickly to
mitigate any detected threats.
2.1.5 Importance of TOA for EW receivers. Time of Arrival is a PDW
parameter that assigns a time tag to the leading edge of a received pulse at the
receiver input [29]. The TOA information is used to determine the pulse repetition
frequency (PRF) of a radar. In addition, TOA is used to deinterleave multiple pulses
having different pulse widths that arrive at the receiver from multiple radars. The
typical duration of radar pulses may be anywhere between tens of nanoseconds to
hundreds of microseconds, and the PRF can range from a few hundred hertz to about
one megahertz [29]. TOA accuracy is directly dependent on how quickly the EW
receiver can sample the EM spectrum. For radars with high PRF’s and/or small
pulse widths, it is important for the receiver to be fast enough to detect the rising
edge of the pulse. Otherwise, the receiver may only detect half the pulse or miss it
entirely if the spectrum sampling rate is too slow.
A simplified example of a transmitted radar waveform is shown in Figure 2.3.
Each pulse has a pulse width of τ , and contains a sine wave with a carrier frequency
fc. In addition, each pulse repeats at a specified interval of time known as the Pulse
Repetition Interval (PRI). The frequency at which the pulse repeats is the PRF,
where PRF = 1/PRI. In modern radar, rather than a simple sine wave, more
complex waveforms like LFM, polyphase, and binary phase-coded waveforms are used
to increase the bandwidth of a pulse [23]. Consequently, wideband, high update rate
EW receivers are definitely needed as radars are designed to transmit shorter pulses
with more complex wideband waveforms.
For a digital EW receiver, the spectrum estimator (normally an FFT) is usually
the limiting factor in update rate due to its computational complexity. Normally,
a set number of samples is captured and processed to produce a spectrum. For an
FFT, the number of samples captured is directly related to how well the signal can
be resolved in frequency. The frequency resolution is defined as Fs/N , where Fs is
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Figure 2.3: Example of a Simple Transmitted Radar Waveform [28]
the sampling frequency of the ADC, and N is the number of samples taken. The
spectrum update rate is simply the reciprocal of the frequency resolution, N/Fs. For
example, the Monobit receiver, as described in [21], processes 256 samples of ADC
data at a sampling rate of 2.56 Giga-samples/second (Gs/s). This yields a frequency
resolution of 10 MHz, with a spectrum update period of 100 ns. In this case the TOA
resolution is 100 ns, and the minimum desired pulse width is also 100 ns.
A common method to increase the TOA resolution is to overlap the incoming
data and increase the rate of the FFT [29]. For example, for the Monobit receiver,
the spectrum can be updated every 128 samples by updating the 256 sample buffer
with 128 new samples and performing an FFT. This produces a 50% overlap and
the TOA resolution becomes 50 ns. This idea can be continued to a 100% overlap
with a new update for every incoming sample. Unfortunately, this method has a high
computational load that may not be realistic to implement.
Another method to increase TOA resolution is to increase the number of FFTs.
For the Monobit example, if two 256-point FFTs were run at the same data rate but
were switched back and forth every 128 ns, it would effectively produce a 50% overlap
and the TOA resolution would be 50 ns. Whereas the previous method required twice
the performance, this method requires twice the area. Either method can be quite
costly for large bandwidth digital receivers.
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The proposed method in this research for increasing TOA resolution is to use
decimation in the frequency domain. By decimating the frequency domain, less com-
putation is required to perform a spectrum update at the expense of frequency res-
olution. The decimation in the frequency domain method is discussed at length in
Chapter III.
2.2 Governing Theory
A basic knowledge of digital signal processing is needed to understand the theory
behind the channelized wideband digital receiver design presented in this research.
The architecture presented includes aspects of the discrete Fourier transform, filter
design, windowing, and multirate system design. Though these subjects are covered
extensively in [18] and [31], this discussion will only focus on the necessary theory to
understand the polyphase DFT filter architecture discussed in Chapter III.
2.2.1 The Discrete Fourier Transform. The discrete Fourier transform
(DFT) is a way to represent a sequence in terms of a linear combination of complex
exponentials for a finite-length sequence [9]. The DFT corresponds to a sequence of
samples that are equally spaced in frequency of a Fourier transform of the signal [18].
This is important in the digital domain, since it is a one-to-one mapping of a time se-








x(n)e−j(2π/N)kn 0 ≤ k < N (2.1)
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The DFT is usually shown with the complex value WN = e
− j2π




x(n)W knN 0 ≤ k < N (2.2)
Since wideband digital receivers primarily perform frequency domain analysis, equa-
tion (2.1) is the fundamental DFT equation used that converts a time domain se-
quence from the samples of an ADC into a frequency domain sequence responsible
for producing the EM spectrum.
The DFT is rarely implemented as shown due to its computational complexity.
The DFT equation has a complexity of O(N2), which, for an N-point DFT would
need N2 complex multiplications and N ∗ (N − 1) additions [9]. This would require
an inordinate amount of hardware resources for a reasonable DFT of size N . For this
reason, the fast Fourier transform is commonly used instead.
2.2.2 The Fast Fourier Transform. The fast Fourier transform algorithm
is used to efficiently calculate the DFT. This is done by exploiting the periodicity
and symmetry of the complex sequence, W knN [18]. The FFT algorithm is attributed
to Cooley and Tukey, who in 1965, published the radix-2 decimation-in-time FFT
algorithm [9]. There are many variants of the original FFT algorithm, but they all
operate on the fundamental principle of decomposing the computation of the DFT
into a sequence of successively smaller DFTs.
The smallest computational unit of the FFT is called a butterfly, which is shown
in Figure 2.4. The single butterfly amounts to a 2-point DFT. For a radix-2 FFT
computation, the number of samples, N , must be a power of 2. The radix-2 FFT
is made up of many butterflys organized in stages of successive decimation of the
sample data. An example of an 8-point radix-2 decimation in time FFT is shown in
Figure 2.5. Further mathematical description of the FFT algorithm is found in [9]
and [18].
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Figure 2.4: A basic FFT butterfly [9]
Figure 2.5: Example of a 8-point FFT [27]
The true value of using the FFT for the spectrum estimator portion of a wide-
band digital receiver is the efficiency in computation. Compared to the O(N2) com-
plexity of the DFT, the FFT only requires O(N ∗ log2N) complexity. This amounts
to N
2
∗ log2N complex multiplications and N ∗ log2N complex additions for a radix-2
based FFT [9]. As an example, for an N of 256, the multiplications required are
65, 536 for a DFT, whereas only 1024 are required for an FFT. This is a significant
reduction and higher gains are realized as N increases. Other variants of the FFT,
such as radix-4, and split-radix reduce the number of operations further by a marginal
amount, but the complexity is still the same.
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2.2.3 FIR Filter Design by Windowing. Filtering is an important and neces-
sary operation in any wideband EW receiver. A filter is a system that ultimately alters
the spectral content of input signals in a certain way. Common objectives for filtering
include improving signal quality, extracting signal information, and separating signal
components [13]. Filtering can be performed in the analog or digital domains. Since
the focus of this research is on a digital receiver, a digital filter design is explored.
The filter designed in this research is a finite impulse response (FIR) filter. FIR
filters are commonly used in DSP implementations for a variety of reasons. Most
importantly, FIR filters are linear phase filters, so phase distortion is avoided [13]. In
application to a wideband EW receiver, this is important since many times, the AOA
calculation is reliant on the phase difference between multiple channels [29]. Use of
FIR filters are also desirable because they are always guaranteed to be stable due to
their absence of poles in the transfer function. FIR filters are feed forward filters, and
do not utilize feedback like infinite impulse response (IIR) filters, which can produce
instability especially when considering coefficient quantization errors [13]. FIR filter
design is primarily performed using the windowing method. The windowing method
is commonly used for spectrum analysis as well as filter design [18]. The method





where h(n) is the impulse response sequence of the ideal (brickwall) filter, and can be
thought of as the Fourier series coefficients. Unfortunately, h(n) cannot be infinitely
long and must have a finite length. In order to realize the desired filter, h(n) must
be truncated to a specified length. This is accomplished by multiplying the desired
impulse response by a finite duration window, w(n) as in [18]:
hw(n) = h(n)w(n) (2.4)
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1, 0 ≤ n ≤ M
0, otherwise.
(2.5)
where M is the length of the window. It can be shown that as the length of the
window increases, the brickwall filter is better approximated [13]. The rectangular
window is the same window that is used in the DFT operation, and it looks like a
sinc function in the frequency domain with a peak sidelobe at -13 dB from the main
lobe. There are many other types of windows with various desirable specifications
used in filter design. Commonly used windows are Bartlett, Hanning, Hamming, and
Blackman, which are defined by a well known set of equations [18]. An excellent
comparison can be found in [7].
The design of FIR filters by windowing is generally straight forward, but if a
filter with the best response achieved for a given length is desired, an optimum approx-
imation technique must be used [18]. The most widely known algorithm for optimum
linear-phase FIR filter design is the Parks-McClellan algorithm [13]. The Parks-
McClellan algorithm is an iterative procedure that finds an optimal approximation
based on a set of filter requirements. It also performs equiripple approximation which
attempts to produce ripples of equal magnitude in the passband and stopband [13].
A detailed description concerning the theory of the algorithm can be found in [18].
The Parks-McClellan algorithm uses a set of filter specifications to produce a
set of FIR filter coefficients with an optimal length. The filter specifications required
for a lowpass filter design are desired length L, passband ripple δ1, stopband ripple δ2,
normalized passband frequency ω̂p, and normalized stopband frequency ω̂s. Figure 2.6
illustrates how the parameters are used to specify the frequency response of a filter.
For equiripple lowpass approximations, there is an equation that allows us to
find the estimated filter length based on a set of filter parameters [18]. This is shown
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Figure 2.6: Typical Frequency Response Meeting the Specifications of a Filter [18]
as:
L =
−10 log10(δ1δ2) − 13
2.324(ω̂s − ω̂p) (2.6)
Equation (2.6) is useful if the parameters of the filter is known, but the required
length is not. The filter design for this research uses the Parks-McClellan algorithm
to calculate the required coefficients. The methodology for this is explained in Chapter
III.
2.2.4 Multirate Systems and Filter Banks. Multirate signal processing is a
large subject of study that is very important for implementation in systems for speech
analysis, bandwidth compression, communication, and radar and sonar processing [3].
Multirate techniques are used to primarily increase the efficiency of signal-processing
systems, which is a very important consideration when implementing in hardware [18].
For this research, polyphase filtering and decimated DFT filter banks are implemented
in this design to increase the spectrum update rate, thereby reducing TOA for digital
EW receivers.
The fundamental idea of multirate systems is a change in the sampling rate of
a system. Unlike a single-rate system, a multirate system allows sampling rates to
be kept as small as possible at certain points throughout the processing sequence,
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therefore, yielding more efficient processing [30]. The two basic components of a mul-
tirate system are the downsampler (or decimator) and the upsampler (or expander).
The downsampler takes input samples at a high rate and produces a reduced output
rate by an integer factor. Conversely, the upsampler takes as input a slow data rate
and increases the effective sampling rate [33]. Diagrams representing this operation
is shown in Figure 2.7.
Figure 2.7: Downsampler and Upsampler [31]
For the purpose of this research, only the downsampler is utilized to reduce the
internal data rate of the digital receiver as it processes the incoming ADC data. The
mathematical representation of downsampling is [31]:
y(n) = x(Mn) (2.7)
where M is an integer, and only those samples of x(n) equal to multiples of M are
retained.
Polyphase filtering is a multirate signal processing operation that leads to an
efficient filtering structure for hardware implementation [18]. Polyphase filtering par-
allelizes the filtering operation through decimation of the filter coefficients, h(n). This
allows a lower internal processing rate with shorter filters that can yield larger overall
system frequency increases when implemented in digital hardware. Polyphase filters
can also be used to sub-band the frequency spectrum, thus producing a filter bank [31].






where z = ejω and N is the length of the filter. In order to produce the polyphase
representation, the coefficients are decomposed into its polyphase components using:






where M is the number of filters, and k is the filter number. A derivation is found
in [30]. The resultant polyphase filter structure is shown in Figure 2.8.
Figure 2.8: Polyphase Filter Structure [31]
For the polyphase filter shown, each of the filters is of length N/M and their
inputs are clocked at a rate of 1 per M units of time [18]. As a result, the internal
sampling rate is reduced due to parallelization.
Polyphase filters are also used to sub-channelize data for filter banks. Filter
banks are used for both communications and spectral analysis as applied to EW
receivers. Examples of two different filter banks is shown in Figure 2.9. The over-
lapped filter bank (a) is useful for applications that require no missed frequencies. In
this case, a narrow-band signal can straddle one or more output channels, but there
is no risk of losing the frequency [8]. The nonoverlapped (b) filter bank is useful
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in communications, where separation of the output channels is crucial in mitigating
cross-channel interference [2].
Figure 2.9: Filter Banks with a) overlapping and b) nonoverlapping bands [2]
The specific filter bank explored in this research is the polyphase DFT filter
bank. A diagram showing the polyphase DFT structure is shown in Figure 2.10.
Figure 2.10: Polyphase DFT Filter Bank Structure [31]
It can be seen that the polyphase DFT structure utilizes the polyphase filter
as described above. Though the name refers to DFT, the structure in Figure 2.10 is
almost always implemented with the FFT, which results in a significant computational
reduction [14]. The DFT generates a filter bank by modulating a prototype lowpass
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filter, h(n) as described by the coefficients in the polyphase filter [2]. As a result,
each channel in the uniform DFT filter bank shares the same bandwidth and spectral
shape as the prototype lowpass filter [8]. Excellent discussion and derivations on use
of the DFT to produce uniform filter banks can be found in [8] and [3].
2.3 Parameterizable Digital Receiver Designs
There is a definite need in the Air Force for parameterizable hardware designs
that can suit a variety of system requirements. Many software and hardware based
designs written for the government are not written to be parameterizable, modular,
or reusable for different mission requirements. In addition, there is a need for archi-
tectures that are technology independent and written in common, industry standard
languages. The government should also be able to develop and provide its own intel-
lectual property (IP) to contractors and other government agencies to promote design
reuse. Though these issues apply to many types of software and hardware designs,
the EW digital receiver field could benefit greatly from designs that are flexible and
fieldable in minimal time in response to warfighter needs.
A majority of the digital receiver architectures that have been designed for
the government are proprietary systems. Many times, the government receives source
code for software or hardware designs that are rarely commented properly, and contain
hard-coded values. These systems are not designed with flexibility in mind. Because
reuse is rarely thought of, contractors must “reinvent the wheel” by writing their own
code containing common functions that have already been written, since they do not
have access to this source code. As a result, much time and manpower is wasted on
recoding common functions and basic components. For this reason, there is a definite
need for government owned IP that can be made freely available to contractors or
other government agencies. Contractors can then focus more on implementing new
designs rather than setting up common hardware infrastructures that already exist.
Another aspect seen in digital receiver architectures is that the designs are fixed
for a specific mission and are not modifiable. This severely limits their reuse. A more
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extensible design approach would be to make the design parameterizable [11, 15, 22].
This would allow reuse for different mission requirements. It could also be used to
solve legacy systems problems when new technologies are used for system upgrades
and enhancements. For example, if the receiver front end is modified to include a
different ADC with higher/lower bit precision and a faster/slower sampling rate, the
digital portion of the receiver may need to be redesigned to account for the change
in input data rate, bit precision, and processing requirements. This could result
in different implementation requirements (larger versus smaller, faster versus slower,
and FPGA versus ASIC technologies) in order to meet processing, speed, and power
efficiency targets.
Because different requirements may be needed for parameterizable digital re-
ceivers, it is important that the design implementation be technology independent
and manufacturer independent. Historically, designs that the government receives
have been dependent on a certain technology or manufacturer for implementation.
For instance, if an FFT component is needed at a certain speed and length, a con-
tractor may implement the component as an ASIC specific to an IBMR© fabrication
process. If a XilinxR©-based FPGA is needed instead, the design may not be portable.
The goal is to keep the design independent and target the same design to either tech-
nology. As a result, the design can be reused, and with little or no modification, be
quickly targeted toward a needed system.
An added benefit of a technology independent design is that it can be easily
targeted toward improvements in technology. For instance, a technology independent
design could take advantage of a die shrink from a 90 nm process in one foundry to
a 65 nm process in another foundry with little or no modification. In this way, the
design is flexible and can improve in performance with time.
Technology and manufacturer independence can only be accomplished if the
design is written in industry standard languages using industry standard libraries.
VHDL and Verilog are industry standard hardware description languages (HDL) that
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are supported by most major design tools for digital integrated circuit design. If the
industry standard libraries in these languages are utilized, the same design can be
targeted toward an FPGA or ASIC, and even be independent of the manufacturer.
Unfortunately, many designs are dependent on proprietary tools or libraries that
lock the design in to a specific implementation. As tools and libraries change, the
designs often have to be modified many times at a substantial cost to the govern-
ment. For example, many XilinxR© FPGAs come with special hardcoded multipliers
for increased performance. If the design is written to take advantage of these mul-
tipliers, the code is suddenly manufacturer and technology dependent. The design
would then need to be significantly modified in order to be targeted toward an ASIC.
Nonetheless, using hierarchical and modular design philosophies, it is possible for
generically written HDL to take advantage of custom platform optimizations with
little modification.
For the digital receiver design in this research, VHDL was chosen as the im-
plementation language. VHDL was originally intended as a documentation strategy
for capturing and preserving the specification of a digital device [20]. Since then it
has evolved into a common language to promote the design, simulation, synthesis,
and test of integrated circuits. The development of VHDL was originally initiated
by the United States Department of Defense (DoD), and has since been very popular
in industry [20]. VHDL was chosen for its ability to support generics as well as its
modular and hierarchical structure. Details regarding the VHDL coding methodology
used for this digital receiver design are covered in chapter III.
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III. Methodology
The wideband digital receiver presented in this research is designed using a uniqueapproach of decimation in frequency to allow a trade between frequency res-
olution and update rate to improve the time of arrival estimate. By designing the
architecture generically and defining a set of design parameters, system level engineers
can generate wideband digital receiver architectures to suit the specific needs of the
EW system.
Figure 3.1 shows a simple block diagram of the Parameterizable Channelized
Wideband Digital Receiver. The digital receiver consists of a decimation filter, FFT,
and encoder/signal processor that outputs a PDW. Ideally, these components would
reside in a FPGA or ASIC. The shaded block contains the decimation filter and FFT,
which have been implemented in this research as a parameterizable component of the
overall digital receiver design. The shaded block is realized as a polyphase DFT which
uses decimation in frequency to filter the incoming ADC input data and produce a
frequency spectrum as output. In this chapter, the theory of decimation in frequency
is discussed as well as the design flow used to go from mathematical simulation to
hardware implementation. In addition, the decimation filter design, polyphase DFT
design, and VHDL implementation are explored.
Figure 3.1: The Parameterizable Channelized Wideband Digital Receiver
3.1 Decimation in the Frequency Domain
Decimation in the frequency domain is a processing method in which the fre-
quency spectrum is decimated. Normally, the decimation is performed as a time
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domain operation in which input samples are thrown away by an integer factor to re-
duce the output rate as in equation (2.7). Time domain decimation has the frequency
domain effect of reducing the output bandwidth. Since the output bandwidth is re-
duced, filtering must be performed to avoid aliasing since the effective nyquist rate
changes from Fs/2 to Fs/2M where Fs is the sampling rate and M is the decimation
factor. For decimation in the frequency domain, the frequency values are decimated
which has an effect of reducing the complexity of the FFT operation [29].
3.1.1 Mathematical Description. For this description, a specific case of
frequency domain decimation is presented since the notation is simplified and the
concept is straight forward. The general set of equations are defined later. Most of
the following derivation is found in [29]. For the specific case, we assume a 256-point







If N = 256, there are 256 outputs in the frequency domain, so with a decimation
factor of 8, every 8th output is kept. Consequently, the results for k = 0, 8, 16, ..., 248








































= [x(0) + x(32) + x(64) + ... + x(224)]
+[x(1) + x(33) + x(65) + ... + x(225)]e
−j2π2×1
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+[x(2) + x(34) + x(66) + ... + x(226)]e
−j2π2×2
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+ . . .




In this form, it can be seen that the DFT operation for one frequency component
can be split up arbitrarily into groups of data points that are added together and
multiplied by complex exponentials. For this case, the operation is organized into 32
groups of 8 data points, each multiplied by a different exponential as determined by
k and n. If the decimation factor were 4 instead of 8, there would be 64 groups of 4
data points instead. The bracketed values in equation (3.3) can be defined as a new
quantity, y(n), as:







where n = 0 to 31. Therefore, each y(n) value contains 8 data points. Using y(n),














































These equations can then be described by:






where k = 0, 1, 2, ..., 31 and n = 0, 1, 2, ..., 31. X(8k) represents the decimation of the
original frequency spectrum by a factor of 8 and is relabeled as Y (k). Equation (3.6)
now describes a 32-point FFT of the time sequence y(n).
For the generalized case, if an N -point FFT is desired, and the outputs of
frequency spectrum are chosen to be decimated by a factor M , only an N/M-point
FFT is required. In order to accomplish the frequency domain decimation, the input
data, x(n) must be reordered and processed to produce y(n) as input to the N/M-




x(n + mN/M) (3.7)
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where n = 0, 1, 2, ..., (N/M)−1. Once y(n) is calculated, the outputs in the frequency







Equations (3.7) and (3.8) summarize the process required to perform decimation in
the frequency domain. The apparent advantage is the ability to determine the spectral
output of an N -point FFT while only requiring an N/M-point FFT, resulting in a
significant computational reduction. Further computational analysis comparing the
N -point FFT and decimated N/M-point FFT is performed in Chapter IV. Though
there is a computational advantage to performing decimation in frequency, the tradeoff
is a reduction in frequency resolution which is further discussed in section 3.1.3.
3.1.2 Filter Bank Description of a Spectrum Decimated FFT. The frequency
domain decimation operation is best viewed visually in the context of a filter bank. A
filter bank is simply the filter response of each sub-band in the spectrum overlapped
on each other. For a DFT with a rectangular window described by equation (3.1),
the filter bank is shown in Figure 3.2.























Figure 3.2: 16 pt. FFT Filter Bank
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Figure 3.2 shows the filter bank response of the positive spectrum of a 16-point
FFT. Each sub-band, or bin represents a sinc function (which is a rectangular window
in the time domain) that overlaps with adjacent sub-channels at -3.9 dB [29]. As a
result, each bin has a bandwidth of Fs/N = 2000/16 = 125 MHz, which is also
considered the frequency resolution of the spectrum. Each sub-band also has its first
sidelobe at -13 dB from the mainlobe. Normally, the input data is windowed to
reduce the sidelobes even further which increases the instantaneous dynamic range of
the receiver [29].
For a decimated FFT, the filter bank response looks very different from a normal
FFT. If the FFT uses 256 data points, and the decimation factor is 8, only one out of
8 outputs are kept, resulting in 32 sub-band outputs. The filter bank response for the
32-point decimated FFT is shown in Figure 3.3. There are only 16 outputs displayed
since the only the positive half of the spectrum is shown.

















Figure 3.3: 32 pt. Decimated FFT Filter Bank
The filter bank in Figure 3.3 has many gaps resulting from the decimation
operation. If an input signal frequency falls within one of the gaps, the receiver will
not detect the signal [29]. Since the filter shape of each bin was unmodified from
the 256 pt. FFT, the resulting filter bank will contain gaps as shown. Because the
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filter shape is not acceptable, each filter must be widened so that adjacent sub-bands
are overlapped. This is accomplished by applying a window function to the incoming
data.
3.1.3 Widening the Filter Bank Output with Windowing. In order to widen
each filter while suppressing sidelobes, a windowing (or weighting) function needs to be
applied to the input data [29]. As discussed in section 2.2.3, there are many different
windowing functions that can be used. The best windowing method to use, however,
is the Parks-McClellan algorithm since it produces an optimal filter at the desired
length and can generate a filter with a desired frequency response. The coefficients
for the filter can be generated using MATLABR©. A more detailed explanation of the
filter design method performed in this research is found in section 3.3.
The time domain impulse response and frequency response of the prototype
lowpass filter designed for the example in section 3.1.2 is shown in figures 3.4 and 3.5
respectively.



















Figure 3.4: Impulse Response of Parks-McClellan Window
The filter was designed using the Parks-McClellan algorithm in MATLABR©.
According to Tsui [29], it is desirable to have a 60 dB attenuation at double the 3
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Figure 3.5: Parks-McClellan Lowpass Prototype Filter Frequency Response
dB bandwidth (see section 3.3.1), and the lowpass filter shown was designed to these
specifications. According to equation (2.6), which estimates the length of the filter,
only 164 coefficients are needed to fulfill the desired 60 dB stopband attenuation. For
windowing, the size of the window must match the size of the input data N , which is
256 for this case. Using 256 coefficients, the Parks-McClellan algorithm was able to
provide nearly 80 dB rejection for the filter sidelobes as shown in Figure 3.5.
Normally, a window function is applied to the input data according to the
equation:
xm = x(n)h(n) (3.9)
where n = 0, 1, 2, ..., 255, x(n) is the input data, and h(n) is the filter impulse response.
For the decimated case, after the input data is windowed, it is then reformatted and
processed to feed the N/M-point FFT according to equation (3.7). The windowing




xm(n + 32m) (3.10)
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If a 32-point FFT is performed on the resultant y(n) values, the FFT will modulate
the prototype lowpass filter coefficients and input data to generate a filter bank of 16
unique filters that overlap based on the required specifications. Each bin now has a
bandwidth Fs/(N/M) = 2000/(256/8) = 62.5 MHz, where M = 8 is the decimation
factor. The resultant filter bank is shown in Figure 3.6.





















Figure 3.6: 32 pt. Windowed Decimated FFT Filter Bank
For this filter bank, there are no missed frequencies, but its ability to resolve two
frequencies that are close together is limited [29]. For this reason, decimation in fre-
quency has a direct effect on frequency resolution. For the original 256-point FFT, the
frequency resolution is Fs/N = 2000/256 = 7.8 MHz. This is an eight-fold difference
compared to the decimated FFT resolution of 62.5 MHz. The advantage, however,
is a less complex FFT which can yield a higher update rate when implemented in
hardware.
3.1.4 Channelization through Polyphase Filtering. The windowing approach
in the previous section is straight-forward, but it is not amenable for high speed
operation. This is because the input data x(n) must first be windowed and then
reformatted to produce y(n) which is then processed with an FFT. A better approach
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is to process and reorder the input data as it is fed in from the ADC. This can
be done by decomposing the filter impulse response into polyphase components to
produce a polyphase filter [29]. The polyphase decomposition equation was covered
in section 2.2.4 and is rewritten here as:
ek(n) = h(nD + k), 0 ≤ k ≤ D − 1 (3.11)
where D is the number of filters, and k is the filter number. For our special case,
D = 32 filters with n = 0, 1, 2, ..., 8, representing 8 taps for each filter to yield a total
of 256 coefficients. After decomposing the filter impulse response of Figure 3.4 into




x(n + 32m)h(n + 32m) (3.12)
The y(n) terms can then be written as [29]:
y(0) = x(0)h(0) + x(32)h(32) + ... + x(224)h(224)
y(1) = x(1)h(1) + x(33)h(33) + ... + x(225)h(225)
. . .
y(31) = x(31)h(31) + x(63)h(63) + ... + x(255)h(255)
(3.13)
where n = 0, 1, 2...(N/M) − 1. A block diagram of the polyphase filter and FFT are
shown in Figure 3.7 [29]. This architecture contains 32 filters each with 8 taps. The
input data x(n) is fed 32 samples at a time consecutively to the filters. This has
the effect of decimating the input data by 32 for each subchannel. Once the filters
are filled with data, the coefficients and data are aligned to yield the output y(n) as
in equation (3.13). This output produces the same result as a 256-point windowing
operation.
The channelized polyphase filtering method has some significant advantages
over the sequential approach [29]. First, by parallelizing the filter through polyphase
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Figure 3.7: 256 pt. Channelized Polyphase Filter [29]
decomposition, the sampling rate of each individual filter is reduced by a factor of
1/D, where D is the number of filters. For our special case, if the sampling rate were
2000 MHz, the polyphase filters would only need to run at 2000/32 = 62.5 MHz. If
we were to use a 256-tap filter for windowing, the filter would need to run at the full
sampling rate. This fact is very important when considering implementation of the
filter in hardware. Generally, as the size of the filter increases, the maximum sampling
rate at which it can run in hardware decreases [32]. For this reason, polyphase filtering
yields a large performance increase for hardware implementation since it can perform
the same operation at a lower sampling rate. Consequently, the polyphase filter is
capable of processing more data at the same clock rate as a normal filter.
A second significant advantage to using the channelized polyphase filtering
method is an increase in time resolution, which improves the TOA and PW calcula-
tions in an EW receiver. For our example, the polyphase filter and FFT processes
data 32 samples at a time. This yields a time resolution of 32/2000 MHz = 16 ns. A
normal 256-point FFT must wait for 256 samples before it can process a spectrum,
which results in a time resolution of 256/2000 MHz = 128ns. As a result, by deci-
mating by 8 and using polyphase filtering method, an 8-fold performance increase in
time resolution is gained.
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It is important to note that frequency resolution and time resolution have an
inverse relationship described by Tres = 1/Fres, where Tres is in seconds and Fres is in
hertz. By decimating the frequency spectrum, the frequency resolution decreases and
the time resolution increases according to the decimation factor. For our example,
when the frequency spectrum is decimated by 8, the frequency resolution and time
resolution change from 7.8 MHz and 128 ns to 62.5 MHz and 16 ns respectively.
3.2 Design Flow
For this research, a parameterizable polyphase DFT structure was implemented
in hardware. This section summarizes the design flow steps and tools used to produce
a real hardware implementation based on the mathematical description of frequency
domain decimation. Figure 3.8 gives a visual description of the design steps and
software tools utilized.
Figure 3.8: Design Flow
The initial phase was to simulate algorithms in MATLABR©. Once confidence in
simulation results was established, the next phase was to begin coding the design in
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the VHDL hardware description language using the XilinxR© ISE software. The VHDL
code was simulated and debugged with ModelsimR©, which is a behavioral simulator
for VHDL and Verilog. Once the design simulated and produced expected results,
the next phase was to implement the design on an FPGA and then an ASIC. Here,
support is provided for the capability of a generic parameterizable design, since the
same code was targeted toward both technologies without special modification. A
brief description of each phase in the design flow is found in the following sections.
3.2.1 MATLAB Simulation. The first step in the design process was to
simulate the algorithm of decimation in frequency using MATLABR©. MATLABR©
is a scripting language based on the mathematical manipulation of matrices. This
program is used heavily among the engineering community for simulation and pro-
totyping. In addition, MATLABR© is greatly preferred to C programming since its
programs do not have to be compiled and scientific functions and toolboxes are al-
ready available and widely used. Table 3.1 summarizes the MATLABR© m-File scripts
and functions that were written for simulation. Figure 3.9 shows how the scripts and
functions depend on each other.
File Name Description
ideal dec receiver.m Floating Point Simulation of Decimation in Frequency
fpga dec receiver.m Fixed Point Simulation of Decimation in Frequency
dec filterbank.m Filter Bank Analysis for Normal and Decimated FFTs
ADC.m Simulate Digitized ADC Output
decFilter.m Generate Filter Coefficients for Decimation Filter
complexity.m Computational Analysis of Decimated vs. Normal FFT






Figure 3.9: MATLAB m-file Dependency Tree
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The two top level scripts written for simulation were ideal dec receiver.m and
fpga dec receiver.m. The ‘ideal’ script was used to initially simulate the decimation
filter using floating point math. This script is capable of outputting a decimated
frequency spectrum based on an input signal and parameters such as the decimation
factor, initial FFT size, sampling frequency, and prototype filter specifications. The
ideal script uses the filter function in decFilter.m to generate filter coefficients based
on the initial parameters. It should be noted that the MATLABR© signal processing
toolbox is needed to run decFilter.m for filter design.
The ‘fpga’ script is a fixed-point simulation version of the ‘ideal’ script. This
script was written to model the results from an FPGA implementation of the deci-
mation filter. The script adds additional parameters such as the number of ADC bits
and the filter coefficient word length in bits. In addition, this script uses the ADC.m
function to simulate ADC output based on RF input signals. The ‘fpga’ script was
crucial in verifying the results from the ModelsimR© VHDL simulation and FPGA
implementation.
The complexity.m script was used to explore the computational tradeoff in terms
of multipliers and adders required for a normal FFT versus a decimated FFT. This
analysis is covered in Chapter IV.
In addition to simulation, MATLABR© was also used to control the test setup
and perform analysis for FPGA implementation on the XilinxR© XtremeDSP board.
Details of the test setup are discussed in Chapter IV.
3.2.2 VHDL. VHDL was chosen as the HDL of choice for the design in this
research. There are a few important reasons why the VHDL language was chosen over
the Verilog HDL. The primary reason is that the author is most familiar with this
language, and therefore it is the language of choice. Additionally, VHDL is preferred
by the government since its development was originally funded by the Department of
Defense. Since the code written for this design will become government IP, VHDL is
a wise choice.
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The VHDL coding for this design was performed using the XilinxR© ISE 8.2i
development software. A screenshot of the software is shown in Figure 3.10. Though
VHDL can be coded with a simple text editor, ISE allows for syntax highlighting,
syntax checking, and file management capability that make large designs with many
files easier to write and manage. The coding itself has nothing to do with the fact that
ISE is for XilinxR© FPGA development. Since the code was written to conform to the
VHDL standard with standard libraries, using the same code for ASIC implementation
was straight forward.
Figure 3.10: Xilinx ISE Software
3.2.3 Modelsim VHDL Simulation. The ModelsimR© simulator by Mentor
GraphicsR© was used for VHDL simulation in this design. ModelsimR© is capable of
behavioral and timing-based simulation. Behavioral simulation is needed to model
ideal behavior of the hardware described by the VHDL code. Behavioral simulation
does not take into account delays by actual component placement, however. Since
ModelsimR© integrates nicely with the Xilinx ISE FPGA design flow, it is also capable
of performing timing-based modeling so delays are introduced to closely model how
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the design will run in the FPGA. For this design, both behavioral and timing-based
simulation was performed for the XilinxR© FPGA implementation.
ModelsimR© has an intuitive and user-friendly interface for visualizing data flow.
A screenshot of the software simulating this design is shown in Figure 3.11. In addi-
tion, many of the simulation results from ModelsimR© were written out into text files
that were then analyzed in MATLABR©. This made it easy to compare the VHDL
simulation output to the MATLABR© simulation models to verify correct design im-
plementation.
Figure 3.11: Modelsim HDL Simulation Software
3.2.4 FPGA implementation. The channelized digital receiver design was
demonstrated on a XilinxR© Virtex-IV XtremeDSP development kit. A picture of the
board is shown in Figure 3.12. The kit is designed by Nallatech, Inc. and Xilinx
markets the board as a solution for high-performance signal processing applications
such as software defined radio, 3G wireless, and HDTV and video imaging. The
XtremeDSP board contains a Xilinx Virtex-IV SX series FPGA as well as 2 14-bit
ADCs that run at 105 Msps. The board interfaces to a computer with a USB or PCI
interface and also comes with Nallatech FUSE software development libraries that
facilitate programming the FPGA as well as data communication to and from a PC.
The XtremeDSP board served as the demonstration platform for the parame-
terizable digital receiver design in this research. Testing descriptions and results for
this implementation are found in Chapter IV.
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Figure 3.12: Xilinx Virtex-IV XtremeDSP Board
3.2.5 ASIC Implementation. An ASIC implementation of the digital re-
ceiver design was also generated. Though this step was not a required part of the re-
search implementation, it has proven nonetheless that correctly implemented, generic
VHDL code can be targeted toward multiple technologies. The code used for the
FPGA design was also used to synthesize the ASIC design with no modification in
regards to the technology targeted.
The ASIC design was targeted toward an IBM 8RF 130nm CMOS process. De-
sign tools from SynopsisR© and CadenceR© were used to to perform synthesis and place
and route. A screenshot of a finalized version of the ASIC is shown in Figure 3.13.
Figure 3.13: Parameterizable Channelized Digital Receiver ASIC
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Currently, the ASIC is being finalized for submission through Kansas City Plant.
After submission, it takes 3 months to receive chip at which point it must be packaged
and tested. Unfortunately, the testing results cannot be published in this document.
It is expected that results will be published at a later date.
3.3 Decimation Filter Design and Implementation
This section describes the process of designing a prototype lowpass filter for
the decimation filter. The Parks-McClellan algorithm generates the coefficients of
a filter based on a set of filter specifications and desired length. Significant issues
were addressed in the implementation of the filter design algorithm. For the generic,
parameterizable design, the filter design algorithm had to be written in VHDL. In
addition, issues such as determining filter shape requirements and scaling coefficients
for fixed point implementation were addressed.
3.3.1 Determining Filter Response Shape. Filter shape selection is a major
concern in the design of channelized digital receivers [29]. The filter shape is what
determines the amount of overlap (if any) between sub-channels. The parameter of
interest is the transition bandwidth, which is the difference between the stopband
frequency, ωs, and the passband frequency, ωp. Figure 3.14 shows a plot of three
overlapping filters in the frequency domain.
The 3-dB bandwidth (BW) is determined by the total bandwidth of the receiver
divided by the number of channels [29]. For a digital receiver, the 3-dB BW is equal
to Fs/N , where Fs is the sampling rate and N is the FFT size. The 60-dB bandwidth
is a term that represents twice the 3-dB BW at 60 dB down from the 3-dB point.
The actual dynamic range can be more or less based on how the filter is designed.
The filters shown in Figure 3.14 have a 50% overlap at the 60-dB BW. With
this filter arrangement, most of the time, two filters will receive the energy from an
incoming signal because of the overlap between channels [29]. This makes it more
difficult to correctly resolve the frequency, but ensures that no frequencies are missed
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Figure 3.14: Filter Shape with Limiting Skirt [29]
between filters. For the best case, if the signal falls directly in the center of the
channel, only one filter will receive the signal. As a result, only one filter is needed to
process the data, but the input frequency must be fairly exact.
The filter arrangement in Figure 3.14 is preferred for a filter bank in a chan-
nelized digital receiver. If the filter skirt is wider than what is shown, there is a
possibility that a signal can be picked up by three filters due to overlap. A wider
transition bandwidth will yield a lower number of coefficients and hence, a smaller
filter. Even so, this is not preferable since a signal spread among three filters makes
it even more difficult to resolve the frequency of the signal [29].
If the filters have a very sharp skirt, there is less overlap, which makes it easier
to resolve signal frequency, but the size of the filter is increased dramatically. A long
filter translates to a longer transient time until the filter reaches steady-state. If the
pulse width of the signal is shorter than the transient time of the filter, a steady-
state condition cannot be reached and the frequency of the pulse will not be correctly
estimated [29]. For this reason, the 50% overlap of adjacent channels as shown is
generally accepted as the best solution.
3.3.2 Determining Decimation Filter Coefficients. The Parks-McClellan
algorithm requires five filter specifications to design a lowpass filter, as stated in
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section 2.2.3. Restated, these specifications are filter length L, passband ripple δ1,
stopband ripple δ2, passband frequency ω̂p, and stopband frequency ω̂s. The filter
length can be derived from equation (3.14) [29].
L =
−10 log10(δ1δ2) − 13
2.324(ω̂s − ω̂p) (3.14)
For the decimation filter design, since the length of the filter and filter shape are
known, only a few filter specifications are needed. Because the filter is meant to be a
window function, the length of the filter must match the size of the input data. For
the special case covered in section 3.1, the size of the input data, N = 256, is the
desired length of the filter. Equation (3.14) then becomes useful to determine if the
desired filter specifications are capable of producing a filter of length N or less. If
not, the specifications must be relaxed.
Because the desired filter shape is known to have a 50% overlap, ω̂p, and ω̂s can
be quantitatively determined. For the decimation filter, the equation for the 3-dB BW
is Fs/(N/M) which is the frequency resolution or channel bandwidth after decimation
by M . As stated previously, the 60-dB BW is twice the 3-dB BW, or 2 ∗ Fs/(N/M).
Since a lowpass prototype filter is needed, ω̂p and ω̂s can be determined from N and
M as:
ω̂p = (M/N)/2
ω̂s = 2 ∗ ω̂p
(3.15)
Since ω̂p and ω̂s are normalized frequencies, Fs = 1. ω̂p is equal to half the normalized
3-dB BW because a lowpass filter is desired.
The passband and stopband ripple, δ1 and δ2 are the only filter specifications
that need to be defined for the decimation filter. Both δ1 and δ2 are required to be
defined in terms of magnitude, but filter specifications usually define the passband
ripple and stopband attenuation in dB. For the special case in section 3.1, δ1 = .01
and δ2 = .001. This translates to a 0.174 db passband ripple and a 60 dB stopband
attenuation. The equations for converting from magnitude to dB and back are shown
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below [13]:








A2 = −20 log10 (δ2) dB δ2 = 10−A2/20
(3.16)
The only parameters needed for design of the decimation filter are N , M , δ1 and
δ2. MATLAB
R© and C code demonstrating the prototype lowpass filter design for the
decimation filter are shown in Appendix A.
3.3.3 Scaling Filter Coefficients for Fixed Point Implementation. Once the
filter coefficients have been generated by the Parks-McClellan algorithm based on a
set of filter specifications and parameters, care must be taken to scale the coefficients
for fixed point implementation in hardware. Normally, when filters are designed
using MATLABR© and C, the coefficient values are output in double-precision floating
point. Unfortunately, floating point math requires many resources when implemented
in hardware; therefore, fixed point math is preferable. When considering a hardware
implementation of digital filters, fixed point adders and multipliers are commonly
used.
The number of bits to use for a fixed point coefficient is usually determined by
the precision desired and the hardware resources available. For a filter design, the
input data is multiplied by a coefficient at every stage of the filter. When performing
a fixed point multiplication, the word length of the multiplicand plus the size of the
multiplier will be the size of the result in order to avoid overflow. For example, if an
8-bit ADC produces input data, and the coefficient size is chosen to be 8 bits, the
result must be 16 bits in order to avoid overflow.
Since the filter coefficients for this design have positive and negative values,
two’s complement representation is used for the fixed point implementation. Two’s
complement is a method that allows positive and negative values to be represented
with a binary number. The range of the binary number is determined by (−2B−1) to
(2B−1 − 1), where B is the word length of the binary number. For example, if B = 5,
5 bits will be able to describe a range of integers from −16 to 15.
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In order to determine the scale factor, we must ensure that the maximum value
of the coefficients times the scale factor is less than the maximum value that can be
be represented by the two’s complement number. This is shown as:
Max(Coeffs) × SF ≤ 2B−1 − 1 (3.17)
It turns out that any lowpass filter designed for the decimation filter will have an
impulse response similar to the one shown in Figure 3.4. This is known as a type II
filter, since the length of the filter is an even number and it has a symmetric impulse
response [18]. The maximum value our lowpass filter will always show up in the middle
two values because of the even filter length. The final equation for determining the







where hr is the array of filter coefficients and N is the filter length. The floor function
is used to ensure that the scale factor will not produce an overflow due to rounding.
Once the coefficients are generated, they are multiplied by the scaling factor
and converted to two’s complement binary. The coefficients are then used in the
decimation filter to properly filter the incoming data. The number of bits chosen to
represent the coefficients is a parameter in the digital receiver design that determines
the performance of the decimation filter. Analysis of decimation filter performance in
relation to the coefficient word length is discussed further in Chapter IV.
3.4 Polyphase DFT Design and Implementation
The polyphase DFT structure has been implemented in the digital receiver de-
sign as an efficient implementation of the decimation filter and FFT. To note, the
polyphase DFT is a term commonly used to describe the structure, but in imple-
mentation, an FFT is what is normally used. As stated previously, the polyphase
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DFT structure is an architecture that implements the windowing of data by using
filters in parallel. The filters in the polyphase DFT are smaller filters that run at a
reduced rate in reference to the ADC sampling rate. For this reason, the polyphase
DFT is referred to as a multirate system. Because of the lower internal data rate, the
polyphase DFT is capable of running faster than a comparable non-polyphase FIR
filter and FFT.
A block diagram of a polyphase DFT is shown in Figure 3.15. For a sample size
N and decimation factor M , there are N/M = D channels and filters. Each separate
channel decimates the incoming data by D and streams the data in parallel through
each filter. The filter coefficients are decomposed according to equation 3.11. The
number of coefficients per filter is always equal to the decimation factor, M .
Figure 3.15: Polyphase DFT Filter Bank Structure [31]
3.4.1 Polyphase Filter Structure. The polyphase DFT is implemented dif-
ferently in hardware compared to the mathematical description in Figure 3.15. For
hardware implementation, there is no decimator that downsamples the incoming data
x(n) for each channel. Instead, data is streamed serially into N/M = D registers
which gets shifted into the filters simultaneously every D clock cycles (CLKs). This
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performs the same operation and yields a reduction in hardware compared to the
previous approach. An illustration is shown in Figure 3.16.
Figure 3.16: Implemented Polyphase DFT Filter Bank Structure
For the special case example, Figure 3.7 shows the same operation as Figure 3.16.
Here, two sets of 32 points of x(n) are shown and each set is shifted into the filters
every D clock cycles. This operation has the same effect as decimating the data by
D for each channel.
3.4.2 FIR Filter Structure. There are many types of filter structures that
can be implemented for an FIR filter. For the polyphase DFT, each filter must consist
of a chosen filter structure. The direct form filter structure was implemented in this
design. A block diagram of a 4-tap direct form FIR filter is shown in Figure 3.17.
As shown, the filter multiplies the filter coefficients, h by the input data x(n).
The values NI, B, and R represent the size in bits of the input data, coefficients,
and output data respectively. The rectangular boxes represent registers which serve
as delay elements. The filtering operation consists of multiplies and additions. As
stated previously, the resultant size of a fixed point multiplication is the size of the
multiplicand plus the size of the multiplier. For a fixed point addition, one bit for
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Figure 3.17: 4-Tap Direct Form FIR Filter
each addition is added to the result to avoid overflow. Therefore, the value R for the
4-Tap Direct Form FIR Filter is NI + B + 3.
For the direct form filter, the multiplications and additions can produce signif-
icant combinational delay when implemented in hardware. The combinational delay
has an adverse effect on the maximum clock speed of the filter. Also, the addition is
done sequentially in an adder chain, which is not particularly efficient in hardware.
As a result, a parallel, pipelined adder tree is used to increase the performance of
the filter [19]. The 4-Tap direct form filter with a pipelined adder tree is shown in
Figure 3.18.
Figure 3.18: Direct Form 4-Tap FIR Filter with Pipelined Adder Tree
The addition result of an adder tree increases by one bit for each level. For the
tree shown, the final result is increased by two bits since there are two levels. This
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reduces the size of the result by one bit when compared to the sequential adder chain.
In general, for M taps, there are log2(M) adder levels in the tree. Consequently, the
size in bits of the output result for the filter with an adder tree is NI + B + log2(M).
For the pipelined adder tree, registers are placed between each level of adders
to reduce the delay between stages, subsequently allowing an increase in overall clock
frequency. In general, the number of registers required for a direct form filter with
a pipelined adder tree is 3M − 2. For large filters, the adder tree can require many
registers which can have an adverse effect on the size of the design. Fortunately, the
polyphase DFT uses many smaller filters which minimizes the register requirement.
As a result, the direct form filter with pipelined adder tree is a wise choice to use for
the polyphase DFT implementation.
3.4.3 FFT Implementation. The FFT component of the polyphase DFT
in Figure 3.16 is the second component that was implemented in this design. The
FFT is a decimation-in-time, radix-2 based design. The VHDL code is generated by
a C-based program that takes in parameters and writes out the FFT design. More
information regarding the C-based FFT generator can be found in [5] and [1].
The C-based FFT generator is capable of generating a design based on a variety
of input parameters. A table listing the parameters and a description is shown in
Table 3.2. The FFT used in this design was a flattened, pipelined architecture because
it needed to run at the same data rate of the decimation filter, outputting D results
every CLK/D clocks. Also, the ‘I BITS’ value is always set to the size in bits of
the decimation filter output values. The actual values used for each of the FFT
parameters is given in Chapter IV, which discusses the FPGA implementation and
testing.
The advantage of having a generic, modular design is that a different FFT
implementation can be used. For instance, if it was determined that a radix-4, dec-
imation in frequency FFT was desired instead, the FFT could be switched out with
minimal coding modification. Another advantage of a modular design is performance
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Parameter Description
POINTS FFT size (Must be a power of two)
RADIUS Scaling factor for unit circle
I BITS Bit size of each input value
O BITS Desired bit size of each output value
FOLDS How many folds to use for an in-place FFT
PPL Pipeline stages for a flattened FFT
Table 3.2: C-Based FFT Generator Input Parameters
considerations. If the design is being implemented on a Xilinx FPGA, the designer
can use the Xilinx FFT generator to take advantage of an FFT that is tuned for the
hardware. Nonetheless, for this research, the C-based generator was used since it
produces generic VHDL code that is independent of the target platform.
3.5 VHDL implementation
The VHDL hardware description language was used to implement the polyphase
DFT architecture in the overall digital receiver design. Coding of the VHDL was
done in a hierarchical and modular fashion in order to make the design as flexible as
possible. Also, the design was written generically so that a defined list of parameters
could generate a digital receiver architecture based on required system specifications.
Care was taken to implement as much as possible in VHDL in order to eliminate
dependence on proprietary design tools.
3.5.1 Generic VHDL parameters. The VHDL language contains a powerful
construct known as generics. Generics allow the specifications of a design to be
determined by the values set in the top level entity. The top level VHDL file for this
digital receiver design named dec receiver.vhd, is shown in Appendix B. The code
shows how the digital receiver parameters are defined in the generics section and used
in the rest of the design.
The generics for this digital receiver design contain a set of parameters that
determine the architecture of the digital receiver. Table 3.3 lists the parameters, a
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description of each, and sample values. The first four parameters are used for the
polyphase DFT and have already been discussed. The ‘MSB’ and ‘LSB’ parameters
allow the designer to truncate the results of the FFT output to a certain length.
The ‘TWOSCOMP’ parameter is a boolean value that allows the designer to choose
whether the ADC data is in two’s complement or unsigned binary representation.
‘CT’ and ‘NE’ are special parameters that must be calculated based on ‘N’ and ‘M’.
This requires a logarithm calculation, which VHDL cannot do in a generic statement.
The ‘CT’ parameter is used for the filter counter that is responsible for shifting in D
samples every CLK/D clock.
Parameter Description Sample Values
N Number of input samples 256
NI Number of ADC input bits per sample 10
M Decimation Factor 8
B Word length for filter coefficients 11
MSB Number of most significant bits to trim from FFT output 2
LSB Number of least significant bits to trim from FFT output 7
TWOSCOMP Two’s complement or non-two’s complement ADC output true
CT Use for polyphase filter counter (log2(N/M)) 5
NE Number of extra bits needed for adder tree (log2(M)) 3
Dp Passband ripple for prototype lowpass filter 0.01 (.174 dB)
Ds Stopband attenuation for prototype lowpass filter 0.001 (60 dB)
Table 3.3: Digital Receiver Input Parameters
For the system designer, the parameters in Table 3.3 can be used to scale the
digital receiver design to a particular system. The key is to properly pick the cor-
rect value for each parameter based on the desired performance. Further analysis of
choosing the correct parameters is covered in Chapter IV.
3.5.2 VHDL Parks-McClellan Algorithm. The Parks-McClellan filter design
algorithm is a complex, iterative algorithm that uses the remez exchange algorithm to
design optimal equiripple filters [16]. Though MATLABR© makes filter design with the
Parks-McClellan algorithm easy and straight forward (see Appendix A), implementa-
tion in a language such as VHDL is not trivial. Since a requirement for this design is
to avoid using proprietary tools, MATLABR© is not an option for filter design, since
the system engineer generating digital receiver designs would be locked-in to using
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a proprietary tool and would have to purchase it if not available. As a result, the
algorithm needed to be ported to VHDL.
Porting the Parks-McClellan algorithm to VHDL is not a trivial task since it
would require a deep understanding of filter design theory. Fortunately, a C version
of the algorithm was available on the internet and was released according to the GNU
General Public License [12]. Once compiled, the C program was tested by generating
filters for this design, and the results were within acceptable accuracy to MATLABR©.
The C version was then ported to VHDL.
Although VHDL is not ideal for implementing C-like programs, its programming
constructs were capable of producing the same results as the C code. Using such
VHDL constructs as packages, procedures, functions, and real data types, 587 lines of
code were successfully ported and simulated. Originally, it was envisioned that this
code would be run through the synthesis process, since outputs of the algorithm are
an array of fixed point filter coefficients. Unfortunately, the synthesizer took at least
two hours to produce a result. Consequently, a different approach was explored in
which a VHDL simulator would run a test bench that wrote the coefficients out in
a VHDL file. This method worked very well and was adopted for this design. The
resultant VHDL file containing the coefficients was subsequently used in the synthesis
of the hardware in a relatively timely manner.
3.5.3 VHDL File Hierarchy. The VHDL file hierarchy and dependency tree
for the digital receiver design is shown in Figure 3.19. Each node is a VHDL file name
that serves as a function in the overall design. In addition, each node depends on the
node below it. Table 3.4 gives a description of each of the files in the dependency
tree.
The file dec receiver.vhd is the top level entity that is used to synthesize the
digital receiver design into hardware. This file also contains the generic parameter
values used in the rest of the design. The top level files in the tree are testbench files















Figure 3.19: VHDL File Dependency Tree
File Name Description
tb dec receiver.vhd Digital receiver test bench
dec receiver.vhd Digital receiver top level design file
tb XtremeDSP wrapper.vhd Test bench for FPGA implementation
XtremeDSP wrapper.vhd Wrapper for XtremeDSP board
dec filter.vhd Decimation filter implementation
fft.vhd FFT implementation
tb write coeffs.vhd Writes out coefficient file
pm filter.vhd Parks-McClellan filter design algorithm
pm remez.vhd Remez Exchange algorithm for filter design
pm coeffs.vhd Generated array of filter coefficients
globals.vhd Global variable types
gs mult.vhd Generic signed multiplier
gs mult array.vhd Array of multipliers
gs add.vhd Generic signed adder
gs add tree.vhd Adder tree
gs add tree array.vhd Array of adder trees
Table 3.4: Description of VHDL design files
run through a VHDL simulator this file will run the Parks-McClellan filter design code,
pm filter.vhd and generate the file pm coeffs.vhd containing filter coefficients for the
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design. Care must be taken to use the same generic parameters for tb write coeffs.vhd
as the parameters in dec receiver.vhd. The XtremeDSP wrapper.vhd file is a design
entity that serves as an input/output wrapper for implementation on the XtremeDSP
FPGA board. This file keeps FPGA specific code out of dec receiver.vhd so that it
is technology independent.
The dependency tree also illustrates how the design is modular. The two low-
est files, gs mult.vhd and gs add.vhd represent a generic signed multiplier and a
generic signed adder respectively. The function of these components represent the
same functionality as a “∗” or a “+” using the VHDL arithmetic standard libraries.
If a system designer wanted to pipeline the multiplier or adder or replace it with a
custom version, the designer could easily do so without significantly modifying the
design. For instance, if this design was targeted toward a XilinxR© FPGA, and the
designer wanted to use a fast, XilinxR©-specific multiplier, they could do so by simply
modifying gs mult.vhd. In this way, technology independence of the design is not a
limiting factor for performance.
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IV. Analysis and Results
The parameterizable channelized wideband digital receiver architecture allowsthe system designer the flexibility to design digital receivers for specific system
requirements. Since the architecture is parameterizable, it is important for the de-
signer to understand how to chose the correct parameters based on desired system
specifications. One primary feature of this architecture is parameterizable frequency
decimation, which gives the designer the ability to trade frequency resolution for
faster operation, less area, and improved frequency-based TOA. Once specifications
are known and parameters are chosen, the digital receiver can be targeted toward
an implementation platform such as an FPGA or an ASIC. For this research an
FPGA implementation was accomplished and description of the test setup, testing,
and results are discussed.
4.1 Hardware Analysis of Decimation in Frequency
A primary goal of performing frequency domain decimation is to reduce the
amount of required hardware while still processing the same bandwidth. For signal
processing, the most costly components in terms of performance and area are complex
arithmetic operations. For the architecture described in this research, multipliers and
adders are the most common arithmetic components used. When comparing the
decimated FFT architecture to the normal FFT, the hardware resources needed are
bounded by the requirement for adders and multipliers.
4.1.1 FFT Hardware Requirements. The FFT requires significantly less
hardware resources than the DFT. As discussed in section 2.2, the DFT has an op-
erational complexity of O(N2) whereas the FFT has an operational complexity of
O(N ∗ log2N). For the radix-2 decimation-in-time FFT implemented in this design,
N
2
∗log2N complex multiplications and N ∗log2N complex additions are needed. Since
the DFT requires N2 multiplications and N2 −N additions, the FFT provides a sig-
nificant decrease in the number of multiplications and additions. Since less arithmetic
operations are required, a faster operating rate is achieved in the overall circuit as
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well as a lower area requirement. Table 4.1 and Figure 4.1 give a textual and visual
description of how significantly more efficient the FFT algorithm is compared to the
DFT in terms of multiplications.
N Standard DFT FFT Ratio
DFT/FFT
16 256 32 8.0
32 1024 80 12.8
64 4096 192 21.3
128 16,384 448 36.6
256 65,536 1024 64.0
512 262,144 2304 113.8
1024 1,048,576 5120 204.8
. . . . . . . . . . . .
220 ≈ 106 ≈ 1012 ≈ 107 ≈ 105
Table 4.1: Number of Complex Multiplies for DFT and Radix-2 FFT [27]

















Figure 4.1: Ratio of DFT/FFT Complex Multiplies [27]
As shown in Figure 4.1, the advantage of the FFT algorithm over the DFT
increases significantly as N becomes larger. For a 256-point complex FFT, the asso-
ciated 256-point DFT would require 64 times as many multipliers, which is why the
FFT algorithm is used almost exclusively in hardware implementation.
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4.1.2 Decimated FFT Hardware Requirements. Although the FFT al-
gorithm significantly reduces processing requirements, further processing reduction
through the decimated FFT can be accomplished. The goal of using decimation in
the frequency spectrum is to reduce the hardware requirement even further to yield
increased time resolution at reasonable frequency resolutions for nanosecond TOA
accuracy. As discussed in section 3.1, the decimation operation reduces the number
of total output channels by a factor M so that only an N/M-point FFT is required.
Because of the gaps left in the spectrum, filtering must be accomplished to widen
the bandwidth for each channel so that the filters overlap. The filtering operation in-
creases the number of multipliers and adders needed, but the total number of adders
and multipliers are still less than that required for an N -point FFT. As covered in
Chapter III, the decimation in frequency operation is performed with the polyphase
DFT. Equations (4.1) and (4.2) describe the number of required multipliers (Rmult)
and adders (Radd) needed for the polyphase DFT implementation.























These equations are similar to those that describe the number of multiplications and





in the beginning of Rmult
and Radd are the added operations due to the polyphase filter. A filtering operation
normally requires N multiplications and N−1 additions. Because the polyphase filter
contains N/M separate filters, N −N/M total additions are required, so the number
of additions is slightly decreased. Though the number of arithmetic operations is
different, the O(N ∗ log2(N)) complexity is still the same as a normal FFT.
Figure 4.2 compares the number of multipliers and adders required for a varying
decimation factor, M , compared to the normal FFT. The x-axis represents the FFT
size, N , in powers of two. Both axes were plotted on a log scale for better comparison.
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Figure 4.2: (a) Multipliers and (b) Adders Required by Decimation Factor (M)
Figure 4.2 shows that as N increases in size, each of the decimated values, M , diverge
further from the adder and multiplier requirement for a normal FFT. As a result, the
decimation operation has a larger impact on execution time as the chosen FFT size
becomes larger. Another observation is that as the decimation factor increases, the
relative gain in terms of reduced additions and multiplies decreases. This diminishing
return limits the improvement gained by increasing M .
The ratio of multipliers and adders compared to a normal FFT for varying
decimation factors is shown in Figure 4.3. These plots show how reducing M affects
the number of adders and multipliers compared to a normal FFT as a function of
N . For example, if N = 8192 points and frequency decimation by 8 is chosen, the
decimated FFT will require four times fewer multiplications than the non-decimated
FFT. For each decimation factor, the ratio grows larger as N increases, which shows
that decimation is more prudent for a large N .
The plots in Figure 4.4 show the decimation factor versus N compared to the
normal FFT in terms of efficiency. Here, efficiency is defined as 1−DFFT /NFFT , where
DFFT and NFFT are the number of adders or multipliers for the decimated FFT and
normal FFT respectively. For these plots, efficiency measures how much more efficient
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Figure 4.3: Ratio of (a) Multipliers, and (b) Adders by Decimation Factor (M)
















































Figure 4.4: Efficiency of (a) Multipliers, and (b) Adders by Decimation Factor (M)
decimation is in terms adders or multipliers needed compared to a normal FFT. For
instance, according to the multiplier efficiency plot, if the decimation factor is 8 and
N = 512, approximately 70% fewer multipliers are needed when compared to a normal
512-point FFT. The plots in Figures 4.2, 4.3, and 4.4 give the system designer an
idea of how decimation will affect the overall area and performance of the circuit in
terms of basic arithmetic operations. As a result, the design parameters can be chosen
based on logic resources available for the specific technology being targeted.
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4.2 Choosing Correct Parameters Based on Specifications
A designer of a wideband EW digital receiver subsystem must choose the cor-
rect parameters to generate a design that fits within the desired specifications of the
overall system. Because the wideband channelized digital receiver is parameterizable,
a method for choosing the correct parameters must be established. Table 4.2 lists the
parameters of this design that must be explicitly chosen by the system designer to
fulfill system specifications.
Parameter Description
N Number of input samples
M Decimation Factor
NI Number of ADC input bits per sample
B Word length for filter coefficients
MSB Number of most significant bits to trim from FFT output
LSB Number of least significant bits to trim from FFT output
Dp Passband ripple for prototype lowpass filter
Ds Stopband attenuation for prototype lowpass filter
Table 4.2: Digital Receiver Input Parameters Determined by Specifications
The following is one method to determine the parameters based on system design
specifications:
1. Determine NI which is based on a chosen ADC. The ADC is chosen based on
required dynamic range, bandwidth, and technology limitations.
2. Determine Dp and Ds in terms of filter shape for the targeted dynamic range
of the receiver.
3. Determine N based on the length of the filter needed for item 2.
4. Determine M based on the frequency resolution and TOA resolution
requirement.
5. Determine B based on NI and the required accuracy for the chosen Dp and
Ds.
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6. Determine MSB and LSB based on the input data format and the required
accuracy of the output values.
4.2.1 Determining the Number of ADC Input Bits. Normally, when a re-
ceiver chain is designed, the requirements flow downward from the beginning of the RF
chain. For this design, the ADC that is chosen determines many of the design param-
eters for the rest of the digital portion of the receiver. An appropriate ADC is chosen
by the system designer to fulfill dynamic range and bandwidth requirements. ADC
datasheet specifications are crucial in determining if an ADC meets the requirements
for a system. ADC specifications such as Spurious-Free Dynamic Range (SFDR),
Signal-to-Noise And Distortion (SINAD), and Effective Number Of Bits (ENOB) are
some of the primary specifications that determine the spectral performance of an
ADC, and definitions can be found in [10].
The number of ADC bits (NI) has a direct effect on the ratio of signal to noise
that the ADC can detect. This is known as the Signal to Non-Harmonic Ratio (SNHR)
which is sometimes referred to as Signal-to-Noise Ratio (SNR) in industry [10]. For
this research and analysis, SNR is the ratio of the amplitude of the ADC output
compared to the noise floor, not including spurious or harmonic frequencies. Since
the quantization error of the ADC sets the theoretical noise floor, the SNR in dB can
be determined as [6]:






≈ 6.02n + 1.76 (4.3)
where n is the number of ADC bits. For an 8-bit ADC, the theoretical upper limit
for SNR based on the number of ADC bits is approximately 50 dB.
4.2.2 Determining the Filter Specifications and Filter Length. Once NI
is chosen, the next step is to determine the prototype filter specifications Dp and
Ds. The parameters Dp and Ds are in terms of magnitude, and they determine the
passband ripple and stopband attenuation respectively. The stopband attenuation,
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Ds, should be chosen to be at or below the theoretical SNR of the ADC, which is
based on NI. The passband ripple should be chosen to be as small as possible, but it
should be noted that the smaller the ripple, the larger the length of the filter, which
has a direct effect on N .
The filter length can be estimated from Dp and Ds based on equation (3.14).
The VHDL code implemented in this research will automatically check to make sure
that the filter specifications given can produce a filter equal to or less than the length
of N . If the designer wants to choose N first, Dp must then be varied to generate the
correct number of coefficients. It should be noted that N must be a power of two, so
there are a limited number of choices before the size of N becomes very large.
4.2.3 Determining the Decimation Factor. When the filter specification
and length has been determined, the decimation factor M must then be chosen. The
value for M should be determined by the desired frequency resolution with respect
to spectrum update rate. The decimation factor M must always be a power of two.
Section 4.1.2 can be used as a guide for how M affects hardware requirements. The
frequency resolution after frequency decimation is defined as Fs/(N/M) where Fs
is the ADC sampling rate. The time resolution is (N/M)/Fs due to the inversely
proportional relationship to frequency resolution.
4.2.4 Determining the Coefficient Word Length. The coefficient word length,
B, is chosen based on NI, Dp, and Ds. The variable B defines how many bits are
needed to represent the scaled filter coefficients that are generated for a given Dp
and Ds. The larger the number of bits used per coefficient, the more closely the
desired filter bank represents the ideal floating point filter bank response. Figure 4.5
compares a filter bank using floating point coefficients to that of a filter bank with
16-bit scaled fixed point coefficients using NI = 8, N = 256, M = 8, Dp = .174 dB
and Ds = 60 dB. These are the same filter bank specifications used for the special
case in section 3.1 in Chapter III.
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Figure 4.5: Filter Banks: a) Ideal Floating Point, b) 16-pt Scaled Fixed Point
From Figure 4.5, it can be seen that the filter bank using 16-point scaled coeffi-
cients approximates the ideal filter bank closely. The filter bank stopband attenuation
of almost 80 dB is more than required. This is because for NI = 8, the ideal SNR
for the ADC is around 50 dB. As a result, the coefficient word length can be re-
duced. Figure 4.6 compares the 16-bit fixed point filter bank to a filter bank with
8-bit coefficients.












































Figure 4.6: Filter Banks: a) 16-pt Scaled Fixed Point, b) 8-pt Scaled Fixed Point
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Figure 4.6 shows that by halving the coefficient word length for this case, the
noise floor is raised to that of an ideal ADC of size NI without significantly altering
the filter shape and overlap. When considering implementation, this reduces the size
of the multipliers by 8 bits producing a multiplication result of 16-bits rather than
24-bits, which saves considerable resources and real estate on the chip.
The theory for quantitatively determining the filter response due to coefficient
scaling quantization is complex. Considerable mathematical background is found
in [18]. A more straight-forward approach is for the system designer to experiment
with different values of B to match the noise floor to that of the ideal ADC described
by NI. If MATLABR© is not available, VHDL simulation can be used to derive the
desired filter bank response.
4.2.5 Determining FFT output bits. The final two parameters that must be
determined are LSB and MSB for FFT output. MSB and LSB determine the most
significant bits and least significant bits that must be truncated from the FFT output
to meet a required output word length. Based on the size of the FFT, if there is no
internal scaling, the result will grow in length for each successive level of butterflys.
The FFT used in this research operates in this manner. If each output value needs
to be a certain number of bits, truncation must be performed.
Normally, truncation should start with LSB, and MSB should only be used if
necessary. By truncating with LSB, precision is removed from the lower order bits
of each value. Usually, this does not have a significant effect on the results if LSB is
not too large. This is because each value is scaled back by the same amount. If MSB
is used, the designer must be confident that the highest order bits will never be used,
otherwise, a very high peak could be significantly truncated. Bit accurate simulation
is best for determining what LSB and MSB should be set to if needed for a given
design.
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4.2.6 Frequency Domain Decimation vs. FFT analysis. Many of the ad-
vantages of decimation in the frequency spectrum have already been discussed. This
method is well suited for applications that require a fine time resolution at the expense
of frequency resolution. For EW applications this translates to a better TOA esti-
mate as time resolution increases. The decimation technique also reduces the number
of multipliers and adders needed in a design which makes the overall design use less
area, power, and is subsequently able to run faster versus a comparable FFT. The
question to be answered is why the designer should use a decimated N/M-point FFT
if an N/M-point FFT is sufficient. For example, if N = 256 and M = 8, why not use
a normal 32-point FFT rather than the decimated polyphase-DFT architecture?
























Figure 4.7: 512-point FFT, 64-point FFT, Decimated 64-point FFT Overlaid
Figure 4.7 shows a 512-point FFT, a 64-point FFT, and a decimated 64-point
FFT normalized and overlaid on the same spectrum. The input signal was chosen to
fall within two bins of the decimated FFT. For this reason, the signal as shown by the
decimated FFT is split evenly between two bins. For the 512-point FFT, the signal is
shown in between two bins, and the 64-point FFT has the max peak on the leftmost of
the two bins as well as sidelobes throughout the spectrum. Because of the windowing
operation, the decimated FFT has the advantage of a reduction in sidelobes for the
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same number of channels as the 64-point FFT. In addition, the decimated FFT has
the same time resolution as the 64-point FFT. Therefore, the decimated FFT is the
preferred method, although the cost of providing this advantage is extra adders and
multipliers due to the polyphase filter.
4.3 Description of FPGA Testing
The FPGA implementation and testing of the parameterizable digital receiver
was performed on the XilinxR© Virtex-IV XtremeDSP board. A specific set of design
parameters were chosen to maximize logic in the FPGA as well as overall performance.
A test setup consisting of signal generators and a logic analyzer was also implemented.
4.3.1 FPGA Design Parameters and Specifications. The digital receiver
design implemented as a polyphase DFT was targeted to take advantage of the ca-
pabilities of the XtremeDSP board. The specific XilnxR© Virtex-IV chip used is the
4VSX35 which contains 34,560 logic cells. For this demonstration, the design pa-
rameters were chosen such that most of the programmable logic in the FPGA was
utilized while attaining the highest possible clock frequency for that configuration.
The design parameters used for implementation on the XtremeDSP board are shown











Dp 0.01 (.174 dB)
Ds 0.001 (60 dB)
Table 4.3: XtremeDSP FPGA Input Parameters
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Though the XtremeDSP board has 14-bit ADCs, NI was set to use the 8 most
significant bits of the ADC because a reasonable design with 14-bits did not fit in the
FPGA. Because only 8 bits of the ADC were used it was obvious that B should be set
to 8 based on Figure 4.6. The onboard ADC outputs two’s complement data, so the
code is set to directly capture the data without level shifting. Finally, LSB was set
to 17 to produce a 32-bit output per channel from the 32-point FFT, which output 49
bits without truncation. A table of values used for the C-based FFT generator based
on the parameters is shown in Table 4.4.
Parameter Value Note
POINTS 32 Equal to N/M
RADIUS 32 Scale of Unit Circle
I BITS 19 equal to NI + B + NE
O BITS -1 No Internal Truncation
FOLDS -1 Flattened FFT
PPL 1 Perform Pipelining of Stages
Table 4.4: C-Based FFT Generator Input Parameters for FPGA Implementation
4.3.2 FPGA Test Setup. A diagram of the FPGA test setup is shown in
Figure 4.8. The FPGA and ADC are clocked externally with an Anritsu signal gen-
erator. Although the XtremeDSP board has onboard clocks, the external clocking
capability allowed for experimentation with various clock frequencies, and it was also
more stable than the onboard generated clocks. Two Agilent 80 MHz signal genera-
tors were used to provide RF input signals for single-tone and two-tone testing. The
computer was used to program the FPGA over USB with the bit file that was gen-
erated from the XilinxR© ISE synthesis and place-and-route tool. Finally, the Agilent
logic analyzer was used to capture the output data and control the signal generators
using MATLABR©. A list of the test equipment used for the test setup is shown in
Table 4.5.
MATLABR© was used on the logic analyzer as the master program to perform
the data analysis and instrument control for the test setup. The Agilent signal gen-
erators that generated the RF inputs to the ADC were controlled by MATLABR©
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Figure 4.8: XtremeDSP FPGA Test Setup
Manufacturer Description Model Number
Agilent 80 MHz Arbitrary Waveform Generator 33250A
Anritsu 40 GHz Signal Generator 68369A/NV
Agilent Logic Analyzer 1682AD
Xilinx XtremeDSP Development Kit for Virtex-4 DO-DI-DSP-DK4
Table 4.5: FPGA Test Setup Equipment
over GPIB. In addition, MATLAB was used to control the logic analyzer software
to capture the output bits from the XtremeDSP board. In this way, the test setup
was completely automated using MATLABR© scripts so that frequency sweeps could
be performed, processed, and displayed without user intervention. Because of the
feedback capability of the test setup, the amplitude gain of the signal generators was
also adjusted dynamically to stay within the dynamic range of the ADC. This was
performed by monitoring the overflow bits from the ADC to verify that the input RF
signals would not clip the ADC input at any point within the test.
Pictures of the test setup and XtremeDSP board are shown in Figures 4.9
and 4.10 respectively.
4.4 Test Results and Analysis
Testing was performed on the XtremeDSP FPGA implementation of the pa-
rameterizable digital receiver. This section describes test results and analysis. Each
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Figure 4.9: Picture of XtremeDSP FPGA Test Setup
Figure 4.10: Picture of XtremeDSP Board
functional component was tested separately starting with the ADC and continuing
with the decimation filter, FFT, and the polyphase DFT. In order to test each com-
ponent, an individual simulation, synthesis, and place-and-route was performed using
the ModelsimR© and XilinxR© tools.
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4.4.1 ADC Testing. The ADC is the first component in the digital part of
a receiver. As a result, proper ADC functionality is critical. For our test setup, a
14-bit, 105 Msps ADC was used in an 8-bit mode with various sampling rates less
than or equal to 105 Msps. Only the eight most significant bits of the ADC were used
since the full design was not able to use all 14-bits and fit within the FPGA. Various
sampling rates were also tested to verify that the ADC would perform at lower rates
than the maximum 105 Msps rate. According to equation (4.3), an 8-bit ADC should
have a theoretical SNR of approximately 50 dB. In order to test the ADC compared
to the theoretical limit, various input signals were used. All input signals from the
Agilent signal generators were set at approximately 11 dBm to maximize the ADC
dynamic range input. For this test, the FPGA was used to register the output bits
from the ADC and output the resultant data to pins on the board, which were probed
by the logic analyzer. The logic analyzer was then used to gather ADC samples and
256-point floating-point FFTs were performed in MATLAB R© for analysis.
The ADC was tested by frequency sweeping a single tone signal across the
spectrum. Figure 4.11 shows a single 13 MHz tone at Fs = 105 MHz, with a 256-
point FFT. The amplitude was normalized to 0 dB of the maximum frequency value.
In addition, the input data was windowed with a hamming window function to reduce
the effect of spectral leakage for a better noise floor estimate.
From Figure 4.11, it can be seen that the SNR is lower than -40 dB. In order
to get a better estimate of the SNR over the whole band with a range of frequencies,
we swept the input signal in 1 MHz steps over the full 52.5 MHz bandwidth. Fig-
ures 4.12 and 4.13 show overlapping spectrums of a 1 MHz resolution sweep over the
full bandwidth as a normal plot and a stem plot.
The stem plot in Figure 4.13 shows that the noise floor is close to -40 dB,
and there were no noticeable harmonic spurs in testing. In order to verify that the
Agilent signal generators could produce a spur-free dynamic range SFDR of lower
than -40 dB, a Rhode & SchwartzR© spectrum analyzer was used for single-tone and
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Figure 4.11: ADC: 13 MHz Signal, Fs = 105 MHz, 256 pt. FFT























Figure 4.12: ADC: Frequency Sweep, 1 MHz Res., Fs = 105 MHz, 256 pt. FFT
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Figure 4.13: ADC: Stem Plot Sweep, 1 MHz Res., Fs = 105 MHz, 256 pt. FFT
two-tone measurements. For both tests, the signal generators were set to a 12 dBm
output power. Figures 4.14 and 4.15 show single-tone and two-tone measurements
respectively for a few input frequencies.
Figure 4.14: Single-tone 16 MHz signal at 12 dBm
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Figure 4.15: Two-tone 13 MHz and 18 MHz signals at 12 dBm Each
The highest harmonics in Figures 4.14 and 4.15 are shown to be greater than 50
dB below the actual input frequencies. Though the signal generators were not tested
at all frequencies within the bandwidth of interest, this gives us some confidence that
input signal harmonics will not have an adverse effect on the SNR of our digital
receiver.
The ADC was also tested at a sampling rate of 60 MHz and 40 MHz to verify
performance at different frequencies. Stem plots of 1 MHz resolution sweeps are shown
in Figures 4.16 and 4.17, and it can be seen that the noise floor is approximately -40
dB for both sampling rates.
4.4.2 Decimation Filter Testing. The next component in the chain to be
tested was the decimation filter. The decimation filter consists of a polyphase filter
of 32 channels, each with 8-tap direct-form FIR filters. The polyphase filter was fed
with 32 samples at a time from the ADC data. The output of the filters was read by
a logic analyzer, and a floating-point 32-point FFT was performed using MATLABR©.
The decimation filter design was synthesized using the XilinxR© tools with a
target of 100 MHz to approach the maximum sampling frequency of the ADC. The
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Figure 4.16: ADC: Stem Plot Sweep, 1 MHz Res., Fs = 60 MHz, 256 pt. FFT























Figure 4.17: ADC: Stem Plot Sweep, 1 MHz Res., Fs = 40 MHz, 256 pt. FFT
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FPGA device utilization and timing summaries after a place-and-route are shown
below:
Selected Device : 4vsx35ff668-10
Device Utilization Summary:
---------------------------
Number of BUFGs 1 out of 32 3%
Number of ILOGICs 1 out of 448 1%
Number of External IOBs 36 out of 448 8%
Number of LOCed IOBs 36 out of 36 100%
Number of Slices 5497 out of 15360 35%




Timing errors: 0 Score: 0
Constraints cover 1434138 paths, 1 nets, and 30127 connections
Design statistics:
Minimum period: 9.942ns{1} (Maximum frequency: 100.583MHz)
Maximum net skew: 0.067ns
Minimum input required time before clock: 2.702ns
It can be seen that the maximum frequency of the design is over 100 MHz,
utilizing 35% of available slices on the FPGA. Using timing information from the
place-and-route, the design was simulated using ModelsimR©.
4.4.2.1 Single-Tone Simulation Results. Figures 4.18 and 4.19 show a
single frequency and quarter-bin resolution frequency sweep of the simulated output.
Each overlapped frequency spectrum is colored differently for better comparison. A
32-point floating-point FFT was performed on the filter data in MATLABR© to display
the resultant spectrums.
In Figure 4.19, the noise floor is around -45 dB, which is fairly close to the ideal
filter bank response for 8-bit fixed-point coefficients as shown in Figure 4.6(b). A
Possible reason for the 3 to 4 dB difference is that the extra noise could be caused
by spectral leakage due to an inexact alignment of the simulated input signal with
the filters, as well as the fact that only a 32-point FFT is performed so extra energy
will gather in neighboring bins. Nonetheless, the filter bank response in Figure 4.19
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Figure 4.18: Filter: Simulated 13 MHz Signal, Fs = 105 MHz, 32 pt. FFT























Figure 4.19: Filter: Simulated Sweep, 1/4 bin Res., Fs = 105 MHz, 32 pt. FFT
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is below the -40 dB noise floor of the ADC and should not contribute extra noise to
the receiver.
4.4.2.2 Single-Tone Measured Results. The measured results for a
single-tone frequency and frequency sweep on the test setup are shown in Figures 4.20,
4.21, and 4.22. The logic analyzer was used to gather 32 bits from each filter at every
clock cycle, and MATLABR© was used to perform a 32-point FFT on the data and
plot the resultant spectrums.






















Figure 4.20: Filter: 13 MHz Signal Fs = 105 MHz, 32 pt. FFT
To produce Figure 4.20, a signal at 13 MHz was input into the ADC such
that it would fall directly in a bin of the 32-point FFT. In addition, 64 consecutive
spectrums of the same signal were overlapped to show how much the spectrum varies
over time. Figures 4.21 and 4.22 show a quarter-bin resolution frequency sweep for
the same data set. Unfortunately, the measured data had some severe spikes that
reduced the effective noise floor to approximately -18 dB. We performed many runs
of the same test and found that the errors showed up randomly in the spectrum. This
may be attributed to some instability in the FPGA due to a bad place-and-route.
Consequently we reduced the clock speed and the same measurement was performed.
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Figure 4.21: Filter: Frequency Sweep, 1/4 Bin Res., Fs = 105 MHz, 32 pt. FFT























Figure 4.22: Filter: Stem Plot Sweep, 1/4 Bin Res., Fs = 105 MHz, 32 pt. FFT
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Figures 4.23, 4.24, and 4.25 show the same measurements taken at a reduced clock
rate of 40 MHz.






















Figure 4.23: Filter: 13 MHz Signal Fs = 40 MHz, 32 pt. FFT























Figure 4.24: Filter: Frequency Sweep, 1/4 Bin Res., Fs = 40 MHz, 32 pt. FFT
Although there are still some frequency spikes at the 40 MHz sampling rate,
the noise was somewhat reduced, but the highest spurious frequency was still around
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Figure 4.25: Filter: Stem Plot Sweep, 1/4 Bin Res., Fs = 40 MHz, 32 pt. FFT
-20 dB. The data taken at 105 MHz and 40 MHz clock frequencies show that the
measured results from the FPGA do not match the post place-and-route timing-based
simulations very well. This is an inherent problem when running place-and-route on an
FPGA. Sometimes the design will match the simulated results, and other times it may
not. Because the place-and-route algorithm is based on an initial random placement,
many synthesis iterations can occur before a design is finally determined to be placed
efficiently by the software tools. This problem, in addition to noise, voltage spikes,
ground bounce, clock jitter, and other real-world issues make FPGA implementation
challenging. To summarize, our post place-and-route simulated timing was about 50%
more optimistic in clock frequency than our actual results.
4.4.3 FFT Testing. The FFT is the last component in the digital receiver
chain for this implementation. The FFT used in the design is a 32-point radix-2 based
FFT. The ADC samples were fed 32 samples at a time to the FFT input, and the
output produced real and imaginary components for each point. The logic analyzer
was then used to read in the first 16 unique complex points of the spectrum and
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MATLABR© was used to find the absolute value of each complex point and plot it on
a normalized frequency spectrum.
The FFT component was synthesized using the XilinxR© tools with a target
of 105 MHz to correspond with the maximum sampling frequency of the ADC. The
FPGA device utilization and timing summaries after place-and-route are shown below:
Selected Device : 4vsx35ff668-10
Device Utilization Summary:
---------------------------
Number of BUFGs 1 out of 32 3%
Number of ILOGICs 1 out of 448 1%
Number of External IOBs 45 out of 448 10%
Number of LOCed IOBs 45 out of 45 100%
Number of Slices 5647 out of 15360 36%




Timing errors: 246 Score: 149030
Constraints cover 66122452 paths, 1 nets, and 27781 connections
Design statistics:
Minimum period: 11.082ns{1} (Maximum frequency: 90.236MHz)
Maximum net skew: 0.067ns
Minimum input required time before clock: 2.702ns
The 32-point FFT used around 36% of the available slices and only reached a
maximum frequency of over 90 MHz, missing the 105 MHz target. The FFT was sim-
ulated using the above timing information using ModelsimR© with the recommended
clock speed of 90 MHz.
4.4.3.1 Single-Tone Simulation Results. Figures 4.26 and 4.27 show
a representative test point from our single frequency sweep of the simulated outputs.
Figure 4.27 shows that the simulated noise floor for the bin-centered frequencies using
this FFT is below -40 dB. Because the measured ADC noise floor is also around -40
dB, the FFT should not contribute any extra processing noise to the digital receiver.
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Figure 4.26: FFT: Simulated 8.4 MHz Signal, Fs = 90 MHz
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Figure 4.27: FFT: Simulated Stem Plot Sweep, Fs/N Res., Fs = 90 MHz
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4.4.3.2 Single-Tone Measured Results. After programming the FPGA
with the FFT, we set the clock frequency to 90 MHz and proceeded to measure an
input signal of 8.4 MHz. Figure 4.28 shows 64 spectrums of the 8.4 MHz input signal.
Unfortunately, the spectrum was very garbled and not stable with a 90 MHz clock
rate. Consequently, we reduced the clock rate to 60 MHz and performed the same
measurement as shown in Figure 4.29. This produced a much more stable output, but
there were still large spurs at around -23 dB. After a further reduction of the clock
rate to 40 MHz, we measured the output again as shown in Figure 4.30. The largest
spur in this case was around -35 dB which was on par with what was seen with the
simulated single tone input in Figure 4.26. Further reduction of the clock rate did
not noticeably improve performance.




















Figure 4.28: FFT: 8.4 MHz Signal, Fs = 90 MHz
Although the simulated timing-based output stated that the FPGA could run
at 90 MHz, with a noise floor of around -40 dB, the measured results on the FPGA
could not run at that clock rate. Only after reducing the clock rate by over half, were
we able to get performance that was on par with the simulated results. We attribute
this difference in maximum operating speeds between simulation and actual hardware
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Figure 4.29: FFT: 8.4 MHz Signal, Fs = 60 MHz



















Figure 4.30: FFT: 8.4 MHz Signal, Fs = 40 MHz
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to setup and hold violations which can be caused by non-ideal clock and input signals
versus the ideal signals used for post place-and-route simulation.
Figure 4.31 shows an Fs/N resolution frequency sweep of the measured output
at 40 MHz. The frequency sweep was implemented by stepping a single tone frequency
every 40/32 = 1.25 MHz in the center of each bin. Each spectrum was then overlapped
on each other to produce the plot shown in Figure 4.31. The noise floor is around -35
dB, which is only 5 dB off from the simulated frequency sweep in Figure 4.27. The 5
dB can most likely be attributed to spectral leakage and noise in the input signal. In
any case, these tests verified that the FFT component was working correctly.























Figure 4.31: FFT: Frequency Sweep, Fs/N Res., Fs = 40 MHz
4.4.4 Polyphase DFT Testing. The digital receiver implementation consists
of a polyphase DFT which contains the decimation filter and FFT. The block diagram
for the implementation was shown in Figure 3.16. ADC data is shifted 32 samples
at a time into the decimation filter which outputs 32 channels of data to the FFT.
The FFT then processes the data and 16 32-bit complex frequency values are output
to the logic analyzer. MATLABR© is used to find the absolute value of each complex
value, which is displayed on a normalized frequency spectrum.
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The FFT component was synthesized using the XilinxR© tools with a target of
105 MHz to correspond with the maximum sampling rate of the ADC. The FPGA
device utilization and timing summaries after place-and-route are shown below:
Selected Device : 4vsx35ff668-10
Device utilization summary:
---------------------------
Number of BUFGs 1 out of 32 3%
Number of ILOGICs 1 out of 448 1%
Number of External IOBs 45 out of 448 10%
Number of LOCed IOBs 45 out of 45 100%
Number of Slices 12739 out of 15360 82%




Timing errors: 2518 Score: 2615118
Constraints cover 626132806 paths, 1 nets, and 72729 connections
Design statistics:
Minimum period: 14.243ns{1} (Maximum frequency: 70.210MHz)
Maximum net skew: 0.067ns
Minimum input required time before clock: 2.702ns
Overall, the design used 82% of available FPGA slices with a maximum recom-
mended clock frequency of only 70 MHz which did not reach the 105 MHz target. The
polyphase DFT was simulated using the above timing information using ModelsimR©
with a clock speed of 60 MHz.
4.4.4.1 Single-Tone Simulation Results. Figures 4.32 and 4.33 show
a single frequency and quarter-bin resolution sweep of the simulated outputs at 60
MHz clock frequency. The plot in Figure 4.33 shows that the simulated sweep has a
noise floor of lower than -40 dB, which is expected since the FFT has a -40 dB noise
floor as well. Because the decimation filter has a simulated noise floor of -45 dB, the
FFT is the limiting component in the polyphase DFT.
4.4.4.2 Single-Tone Measured Results. After programming the FPGA
with the polyphase DFT, we set the clock frequency to 60 MHz and proceeded to
measure an input signal of 9.4 MHz to compare to our simulated results. Figure 4.34
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Figure 4.32: POLYDFT: Simulated 9.4 MHz Signal, Fs = 60 MHz
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Figure 4.33: POLYDFT: Simulated Stem Plot Sweep, 1/4 Bin Res., Fs = 60 MHz
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shows 64 spectrums of the 9.4 MHz input signal. At a 60 MHz clock rate, the noise
floor is not very stable and peaks at around -25 dB. This is to be expected since up
to this point, the timing simulations have never matched the measured results for the
same clock rate. We then reduced the clock rate to 40 MHz and input the same 9.4
MHz signal as shown in Figure 4.35. Here, the noise floor is very stable and shows no
spurious frequencies above -40 dB, which correlates with the simulated results.





















Figure 4.34: POLYDFT: 9.4 MHz Signal, Fs = 60 MHz
Figures 4.36, 4.37, and 4.38 show a frequency sweep of the digital receiver im-
plementation using quarter-bin resolution. The measured results match the simulated
results in Figure 4.33 very well, with a noise floor around -40 dB. Quarter-bin reso-
lution was chosen so that the input signals can fall within only one bin, fall directly
between bins, and fall at odd frequencies spanning two bins. We considered that this
kind of sweep was the most comprehensive for real-world signals since all cases were
tested within one sweep.
Figure 4.38 is a special plot that shows the input signal sweeping over each
spectrum as it passes from one bin to the next. Each row is a frequency spectrum
with the amplitude represented by color. This figure shows that at some points, the
noise floor peaks above -40 dB. Also, patterns other than the input signal can be seen
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Figure 4.35: POLYDFT: 9.4 MHz Signal, Fs = 40 MHz






















Figure 4.36: POLYDFT: Frequency Sweep, 1/4 Bin Res., Fs = 40 MHz
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Figure 4.37: POLYDFT: Stem Plot Sweep, 1/4 Bin Res., Fs = 40 MHz





























Figure 4.38: POLYDFT: 2D Freq. Sweep, 1/4 Bin Res., Fs = 40 MHz
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which represent harmonics or spurs that are related to the input signal as it sweeps
in frequency.
4.4.4.3 Two-Tone Measured Results. Through measured results, the
normalized single-tone dynamic range is around 40 dB for this FPGA digital receiver
implementation. In order to measure the instantaneous dynamic range of the receiver,
a two-tone signal test was performed [29]. For this test, one signal is kept at a fixed
frequency while the other signal is swept over the full frequency bandwidth. Both
signals are initially at the same power level. The fixed frequency is then lowered with
reference to the swept frequency until the fixed frequency can no longer be detected in
the presence of noise and spurious frequencies. The difference in power level between
the fixed and swept frequencies just before the fixed frequency can no longer be
resolved is what we report here as the instantaneous dynamic range. It should be
noted that this differs from standard two-tone techniques that include threshholding.
Since this work did not investigate threshholding techniques, only the power level
differences of the two input tones were analyzed.
Figure 4.39 shows 64 spectrums of two input signals at 5 MHz and 7.5 MHz
that are at the same power level normalized to 0 dB. The highest spur is around -36
dB. Figures 4.40 and 4.41 show a single input signal at 5 MHz with another signal
that is sweeping in quarter-bin steps across the full band and both signals are at the
same input power level. These plots show that the highest spur is also around -36
dB.
To demonstrate two-tone sensitivity, we performed the same two-tone test by
decreasing the fixed frequency in power until it could no longer be distinguished from
the noise and spurious frequencies. In addition to a 5 MHz fixed frequency that fell
directly in a bin, a 12.14 MHz fixed frequency was also tested for the case where
an arbitrary signal would fall into two bins. Figures 4.42, 4.43, and 4.44 show the
5 MHz fixed frequency at a power level of -25 dB down from the swept frequencies.
Figures 4.45, 4.46, and 4.47 show the same test with a 12.14 MHz fixed frequency.
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Figure 4.39: POLYDFT: Spectrum of 5 MHz @ 0 dB and 7.25 MHz @ 0 dB





















Figure 4.40: POLYDFT: Two Tone Freq. 1/4 Bin Sweep, 5 MHz @ 0 dB
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Figure 4.41: POLYDFT: 2D Two Tone Freq. 1/4 Bin Sweep, 5 MHz @ 0 dB
All of these plots show that the power difference is calculated accurately and that the
highest spurious frequencies are still around -36 dB.




















Figure 4.42: POLYDFT: Spectrum of 5 MHz @ -25 dB and 7.25 MHz @ 0 db
Once the power level of the fixed frequencies reached -35 dB, the peak values of
the spurious frequencies began to be read at the same level or above the power level
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Figure 4.43: POLYDFT: Two Tone Freq. 1/4 Bin Sweep, 5 MHz @ -25 dB






























Figure 4.44: POLYDFT: 2D Two Tone Freq. 1/4 Bin Sweep, 5 MHz @ -25 dB
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Figure 4.45: POLYDFT: Spectrum of 7.5 MHz @ 0 dB and 12.14 MHz @ -25 db






















Figure 4.46: POLYDFT: Two Tone Freq. 1/4 Bin Sweep, 12.14 MHz @ -25 dB
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Figure 4.47: POLYDFT: 2D Two Tone Freq. 1/4 Bin Sweep, 12.14 MHz @ -25 dB
of the fixed frequencies. In a full EW subsystem, this would result in false alarms
because the encoder may choose a spurious frequency over the actual input frequency.
Figures 4.48 through 4.53 show the two-tone measurements for both fixed frequencies.
The stem plots of Figures 4.49 and 4.52 best show the overlap points between the
fixed frequencies and the spurious frequencies. Even so, overlap may not occur at the
same time because the sweeps are taken in succession over time. Therefore, extensive
testing and computational analysis must be done to determine exactly how often a
spurious frequency will cause a false alarm. In this research, this analysis has not
been performed, but it is the next step in characterizing the performance of a digital
receiver. Nonetheless, we have observed that the instantaneous bandwidth can be
considered to be around 35 dB for the best case.
As the fixed frequencies begin to be lowered further in power, they become even
less distinguishable in the presence of noise. Figures 4.54 and 4.55 show the fixed
frequencies at power levels of -39 dB from the swept frequencies. The plots illustrate
that the signals become barely distinguishable from the noise, which will translate
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Figure 4.48: POLYDFT: Two Tone Freq. 1/4 Bin Sweep, 5 MHz @ -35 dB























Figure 4.49: POLYDFT: Stem Plot, Two Tone 1/4 Bin Sweep, 5 MHz @ -35 dB
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Figure 4.50: POLYDFT: 2D Two Tone Freq. 1/4 Bin Sweep, 5 MHz @ -35 dB






















Figure 4.51: POLYDFT: Two Tone Freq. 1/4 Bin Sweep, 12.14 MHz @ -35 dB
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Figure 4.52: POLYDFT: Stem Plot, Two Tone 1/4 Bin Sweep, 12.14 MHz @ -35
dB





























Figure 4.53: POLYDFT: 2D Two Tone 1/4 Bin Sweep, 12.14 MHz @ -35 dB
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to a high false alarm rate for a digital receiver if we try to detect signals this low in
power.




























Figure 4.54: POLYDFT: 2D Two Tone Freq. 1/4 Bin Sweep, 5 MHz @ -39 dB






























Figure 4.55: POLYDFT: 2D Two Tone Freq. 1/4 Bin Sweep, 12.14 MHz @ -39 dB
4.4.4.4 Pulsed Single-Tone Measured Results. Because many types of
signals intercepted by EW receivers are pulsed signals, we gathered some preliminary
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pulsed single-tone measurements. The pulse characteristics were set to a 12.5 MHz
frequency with a pulse repetition frequency of 50 KHz, and a pulse width of 10 μs.

































Figure 4.56: POLYDFT: 3D Time-Frequency Spectrum of Pulsed Signal






























Figure 4.57: POLYDFT: 2D Time-Frequency Spectrum of Pulsed Signal
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Figure 4.58: POLYDFT: Time Spectrum of Pulsed Signals
The plots show that for this relatively large pulse, the TOA can be calculated
with a resolution of 800 ns since the sampling rate is 40 MHz and there are 32
output channels. For the non-decimated 256-point case, the time resolution would be
increased to 6.4 μs. Thus, the frequency-based TOA determination is eight times less
accurate for the full FFT.
In section 2.1.5 of Chapter II, the Monobit receiver specifications were briefly
discussed. For review, the Monobit receiver processes 256 samples of ADC data at
a sampling rate of 2.56 Gs/s, yielding a 1.28 GHz bandwidth, frequency resolution
of 10 MHz, and TOA resolution of 100 ns. If we take our channelized polyphase
digital receiver FPGA implementation of N = 256 and M = 8, and extrapolate the
performance characteristics to a 2.56 GHz data rate, this architecture would result in
a TOA resolution of 12.5 ns with a frequency resolution of 80 MHz. This shows an
8X improvement in TOA resolution, at the expense of an 8x reduction in frequency
resolution.
Preliminary results of the single-tone, two-tone, and pulsed measurements of the
polyphase DFT have shown that the theory of decimation in the frequency domain
works as expected. Although the clock frequency was greatly reduced based upon
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initial estimates, the FPGA-based digital receiver implementation has proven to work
as proof of concept and is considered a success.
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V. Conclusions
A parameterizable channelized digital receiver has been successfully designed,implemented, and tested. By applying the theory of decimation in the frequency
domain, a tradeoff between frequency resolution and update rate for better TOA
estimation has been provided to the digital receiver system designer. Subsequently,
available resources can be used more efficiently and can be specifically tailored to
mission requirements. In addition, the design has been implemented as a polyphase
DFT, which parallelizes the decimation operation for a faster overall operating rate.
The polyphase DFT was implemented on a XilinxR© Virtex-IV XtremeDSP
board with an onboard ADC. Testing has shown that the implementation results
are on par with the expected simulation results, albeit at a lower than expected clock
frequency. Nonetheless, the instantaneous dynamic range was shown to be around 35
dB, and the update rate has been increased over a comparable non-decimated digital
receiver. In addition, the same VHDL code has been targeted toward an ASIC design
therefore proving the parameterizable and reusable capability of the design.
Many digital receiver architectures are designed for a specific mission and are
neither parameterizable nor reusable for different mission requirements. Because this
design is parameterizable, a digital receiver architecture can be generated based on
a wide variety of system specifications. The design has been written in industry-
standard generic VHDL which can be targeted toward FPGAs or ASICs independent
of custom technologies or specific design tools. As a result, this design promotes reuse
and can easily be integrated with new technologies with little or no modification,
which reduces the cost of system upgrades. Because wideband EW digital receivers
are important assets in the United States Air Force, this design can be rapidly reused




When transitioning from theory to actual hardware implementation, there are
often unexpected challenges that must be overcome. For the FPGA implementation
on the XtremeDSP board, we had originally expected to run the digital receiver design
using the full capabilities of the 14-bit ADC at 105 MHz. The first lesson learned
was that, the design did not fit within the available resources of the FPGA if a 14-bit
ADC was used for input. For this reason, we chose to use the 8 most significant bits
of the ADC, which also allowed us to tailor the parameters of the filter and FFT to
match the measured 40 dB SNR of the 8 most significant bits of the ADC. Because the
design was written in generic VHDL from the beginning, this amounted to modifying
a few parameters and resynthesizing the design. If the design were hardcoded with
the parameters, as is so often done in practice, significant effort would need to be
expended to manually change each value in the design.
A second lesson learned through implementation on the FPGA is that timing
estimates with the XilinxR© tools are not particularly accurate. For the polyphase fil-
ter, FFT, and polyphase DFT implementations, none of the estimates for maximum
clock frequency were accurate once the design was implemented in real hardware. In
many cases, the clock frequency had to be reduced significantly in order to match
the place-and-route timing simulations in ModelsimR©. We attribute this to setup
and hold violations internal to the FPGA which could only be remedied by reducing
the clock frequency. Also, because the timing simulations take into account a per-
fect square-wave clock and perfectly sinusoidal RF input frequencies, the clock rate
discrepancy between simulation and implementation seems plausible. A more accu-
rate timing simulation could be performed if the actual measured clock and measured
input signals were fed back into the timing simulation to make the simulation more
realistic. Although this was not performed in this implementation, it is recommended
that this be put into practice in the future for more accurate timing simulations.
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A final lesson learned is that it would have been desirable to fully test a 256-point
FFT and compare it to the decimated polyphase DFT. Unfortunately, the 256-point
FFT generated by the C-based FFT generator would not fit within the Virtex-IV
FPGA on the XtremeDSP board. A possible solution would be to use the XilinxR©
IP Core Generator to synthesize a 256-point FFT, but this would not have been a
fair comparison to the C-based FFT generator implementation used in the polyphase
DFT. The 32-point FFT in the polyphase DFT would also have to be implemented
with the IP Core Generator as well, but modifications and testing to do this was
not realizable given time constraints. In addition, we wanted to prove a technology
independent design, which is realizable only with the C-based FFT generator.
5.2 Future Research
While this research has proven that the channelized wideband digital receiver
with high update rate is realizable, there is still some work to be done to further
refine the architecture for use in the design of actual EW digital receivers by the Air
Force and DoD. Research and testing of this design will continue to be performed
until the architecture has been fully tested in all applicable scenarios, and the code
is at a point that it can be released to contractors and other government agencies as
government-owned IP.
5.2.1 Transposed FIR Filter Design. The filter structure used for the deci-
mation filter in this design was the direct form FIR filter with an adder tree structure.
A 4-tap direct form structure is shown in Figure 5.1. Although the direct form struc-
ture with the adder tree is fairly straight-forward to implement for a polyphase filter,
the transposed form FIR filter is more efficient in terms of registers required. A 4-tap
transposed form FIR filter is shown in Figure 5.2.
The differences between the two forms is simple. For the direct form, data is
initially delayed by the registers and then multiplied by the coefficients and added
through the adder chain. For the transposed form, the data reaches all of the mul-
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Figure 5.1: Direct Form FIR Filter with Pipelined Adder Tree
Figure 5.2: Transposed Form FIR Filter with Adder Chain
tipliers at once and is multiplied by a reversed set of coefficients. The result is then
sent through a delayed sequential adder chain. The first adder in the chain is simply
added by zero, so in implementation, this adder will not exist. Both forms produce
the same result and use the same effective number of adders but for this case, the
transposed form uses two less registers.
For the general case, the direct form with an adder tree will require 3M − 2
registers where M is both the decimation factor and number of taps per filter. The
transposed form, however, will only need 2M registers per filter. For the FPGA
implementation in this research, the polyphase decimation filter contained 32 direct
form filters with 8 taps each. If transposed form filters were used instead, 6 less
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registers would be required per filter which would amount to 32 ∗ 6 = 192 total
registers. This is a considerable amount of hardware that can be reduced. Future
versions of the channelized wideband digital receiver will implement the transposed
form filters instead.
5.2.2 Parameterizable Generic VHDL FFT. Although the C-Based FFT
generator used for this implementation is parameterizable and written in standard
VHDL, it must be used to separately generate the FFT based on the known set of
parameters. Ideally, the full polyphase DFT architecture would be generated based
on the generic parameters in the top-level VHDL file. For this reason, it is desirable
to have parameterizable, generic VHDL-based code.
Using standard VHDL constructs, it is virtually impossible to synthesize an
FFT architecture because coefficient values for the FFT butterflys must be initially
calculated using floating point math, which is the ’real’ data type in VHDL. Many
VHDL synthesis compilers will not synthesize a design if it contains the ’real’ data
type. Alternatively, the FFT butterfly coefficients can be generated in the same way
that the filter coefficients in this implementation are generated as was explained in
section 3.5.2. Using a VHDL testbench, the FFT code can be simulated using ’real’
data types and the testbench can be used to write the resultant synthesizable code in
a .vhd file. In this way, only VHDL is necessary to synthesize the design, and the top
level design parameters can be used to generate a desired architecture as intended.
Overall, the parameterizable channelized wideband digital receiver design has
proven to work as expected, producing promising results. Though more testing still
needs to be performed, it is hoped that this architecture can eventually be imple-
mented in next generation Air Force EW systems that will work to protect the
warfighter and Air Force air and space assets for years to come.
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Appendix A. MATLAB and C Source Code for Filter Design
The MATLAB and C Source Code files for the Parks-McClellan filter design isfound in this appendix. Both files take as input the digital receiver parameters
and calculate filter specifications to pass to the Parks-McClellan filter design functions.
A.1 MATLAB File
f unc t i on b = d e c f i l t e r (N,M, f s ,Dp, Ds)
% b = d e c f i l t e r (N,M, f s ,Dp, Ds) f i n d s the Parks−McClel lan F i l t e r
% c o e f f i c i e n t s s f o r a wideband EW r e c i e v e r . The input va lues are number o f
% f r equency po ints (N) , Decimation f a c t o r (M) , max passband r i p p l e (Dp) ,
% and max stopband r i p p l e (Ds ) . The 3dB bandwidth i s based on the t o t a l
% bandwidth and the number o f f i l t e r s in the f i l t e r bank . At l e a s t 60dB
% of stopband attenuat i on i s r equ i r ed , and the 60dB bandwidth i s de f i ned
% as simply twice the 3dB bandwidth .
i f (M == 1)
b = ones (1 ,N) ;
r e turn ;
end ;
% 3dB bandwidth i s ca l cu l a t ed by determining the decimated f r equency
% r e s o l u t i o n or bin s i z e in Hz a f t e r decimation
three dB bw = f s /(N/M) ; % 3 dB bandwidth
sixty dB bw = three dB bw ∗2 ; % 60 dB bandwidth
f p r i n t f ( ’ 3 dB Bandwidth : %.2 f \n ’ , three dB bw ) ;
f p r i n t f ( ’ 60 dB Bandwidth : %.2 f \n ’ , s ixty dB bw ) ;
% Btr i s ca l cu l a t ed by tak ing the t r a n s i t i o n bandwidth in Hz
% ( three dB bw /2) and conver t ing i t to the normal ized f r equency in
% rad ians
Btr = 2∗ pi / f s ∗ ( three dB bw /2) ; %Trans i t i on Per iod ( rad ians )
% Length Estimate ( eq 11 . 31 , Tsui )
l en = 1+(−10∗ l og10 (Dp∗Ds) −13)/(2.324∗ Btr )
i f c e i l ( l en ) > N
f p r i n t f ( ’ Input S i z e : \%d\n ’ ,N) ;
f p r i n t f ( ’ F i l t e r Length : \%d\n ’ , c e i l ( l en ) ) ;
e r r o r ( ’ F i l t e r Length i s g r ea t e r than input s i z e ! ’ )
end
% Design f i l t e r as a lowpass
wp = three dB bw /2 ;
ws = wp + three dB bw /2 ;
[ n , fo , ao ,w] = f i rpmord ( [wp ws ] , [ 1 0 ] , [Dp Ds ] , f s ) ;
% return N+1 c o e f f i c i e n t s , but we need N, so we use N−1
b = f i rpm ((N−1) , fo , ao ,w) ;
A.2 C File
/∗ ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
∗ Co e f f i c i e n t Generator f o r Decimation−Based FFT Rece iver . ∗
∗ Pr ints out a s e t o f c o e f f i c i e n t s based on input parameters ∗
∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
#inc l ude ”remez . h”
#inc l ude <s td i o . h>
#inc l ude <s t d l i b . h>




double ∗weights , ∗ des i r ed , ∗bands ;
double ∗h ;
double len , wp , ws ;
i n t i ;
/∗ ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
i n t M = 8 ; //Decimation Factor
i n t N = 256 ; //Number o f Points
double Dp = . 0 1 ; //passband r i p p l e
double Ds = . 0 0 1 ; // stopband r i p p l e
/∗ ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
bands = ( double ∗) mal loc (4 ∗ s i z e o f ( double ) ) ;
weights = ( double ∗) mal loc (2 ∗ s i z e o f ( double ) ) ;
d e s i r ed = ( double ∗) mal loc (2 ∗ s i z e o f ( double ) ) ;
h = ( double ∗) mal loc (N ∗ s i z e o f ( double ) ) ;
// es t imate f i l t e r l ength . See Matlab code f o r d e s c r i p t i o n
l en = 1+(−10∗ l og10 (Dp∗Ds) −13)/(2.324∗ Pi /(( double )N/( double )M) ) ;
i f ( c e i l ( l en ) > N){
p r i n t f ( ” Input S i z e : %d\n” ,N) ;
p r i n t f ( ” F i l t e r Length : %d\n” , ( i n t ) c e i l ( l en ) ) ;
p r i n t f ( ” F i l t e r Length i s g r ea t e r than input s i z e !
Try r e l ax i ng con t r a i n t s ! \n” ) ;
}
/∗normal i zed passband f r equency (0 to 1)
f s /(N/M) where f s =1, d iv ided by 2 because i t ’ s a lowpass ∗/
wp = (( double )M/( double )N)/2 ;
ws = 2∗wp ; // normal ized stopband f r equency
//Normal ize Dp and Ds f o r weighting
i f (Dp > Ds){
Ds = Dp/Ds ;
Dp = Dp/Dp;
}
e l s e {
Dp = Ds/Dp;
Ds = Ds/Ds ;
}
de s i r ed [ 0 ] = 1 ; // lowpass f i l t e r
d e s i r ed [ 1 ] = 0 ;
weights [ 0 ] = Dp;
weights [ 1 ] = Ds ;
bands [ 0 ] = 0 ;
bands [ 1 ] = wp ;
bands [ 2 ] = ws ;
bands [ 3 ] = . 5 ;
remez (h , N, 2 , bands , des i r ed , weights , BANDPASS) ;
f o r ( i =0; i<N; i++)
{
p r i n t f ( ”%23.20 f \n” , h [ i ] ) ;
}
f r e e ( bands ) ;
f r e e ( weights ) ;
f r e e ( d e s i r ed ) ;
f r e e (h ) ;
}
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Appendix B. VHDL Source Code of Top Level Design Entity
The VHDL source code containing the top level design entity of the digital receiveris shown below. The parameters defined in the generic section flow through the
design and generate the architecture upon synthesis.
B.1 VHDL File
l i b r a r y IEEE ;
use IEEE . STD LOGIC 1164 . a l l ;
use IEEE .NUMERIC STD. a l l ;
−−pragma t r a n s l a t e o f f
use IEEE .STD LOGIC TEXTIO . a l l ;
use STD.TEXTIO. a l l ;
−−pragma t r an s l a t e on
use work .DEFS. a l l ;
en t i t y DEC RECEIVER i s
g ene r i c (NI : natura l := 8 ; −−number o f ADC input b i t s per sample
N : natura l := 256 ; −−number o f samples
M : natura l := 8 ; −−decimation f a c t o r (M=1 f o r no decimation )
B : natura l := 8 ; −−# of d i g i t s f o r f i x ed point p r e c i s i o n
MSB : natura l := 3 ; −−Trim most s i g n i f i c a n t b i t s o f f o f output
LSB : natura l := 29 ; −−Trim l e a s t s i g n i f i c a n t b i t s o f f o f output
TWOSCOMP : boolean := f a l s e ; −−Two’ s complement or uns igned ADC input
−−∗∗∗CALCULATE FROM ABOVE∗∗∗−−
CT : natura l := 6 ; −−s e t to l og 2 (N/M) , polyphase f i l t e r counter
NE : natura l := 3 ) ; −−s e t to l og 2 (M) , number o f extra b i t s f o r add i t i on
−−∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗−−
−−NOTE: FFT Input s i z e = NI+NE+B
port (CLK : in s t d l o g i c ;
ADC in : in s t d l o g i c v e c t o r ( (NI−1) downto 0 ) ;
DATA OUT : out s t d l o g i c v e c t o r (FFT OUT BITS−MSB−LSB−1 downto 0 ) ;
DATA RDY : out s t d l o g i c ) ;
end DEC RECEIVER ;
a r c h i t e c t u r e Behavioral o f DEC RECEIVER i s
component DEC FILTER
gene r i c (NI : natura l ;
N : natura l ;
M : natura l ;
B : natura l ;
TWOSCOMP : boolean ;
CT : natura l ;
NE : natura l ) ;
port (CLK : in s t d l o g i c ;
DR : out s t d l o g i c ; −−Data Ready
SI : i n s t d l o g i c v e c t o r ( (NI−1) downto 0 ) ;
DO : out s t d l o g i c v e c t o r ( ( NI+B+NE)∗N/M−1 downto 0 ) ) ;
end component ;
component FFT
port (CLK : in s t d l o g i c ;
EN : in s t d l o g i c ;
IN R : in FFT IN ARR;
IN I : i n FFT IN ARR;
OUT R : out FFT OUT ARR;
OUT I : out FFT OUT ARR) ;
end component ;
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type ou t r eg type i s array (N/M−1 downto 0) o f
s t d l o g i c v e c t o r (FFT OUT BITS−MSB−1 downto LSB ) ;
s i g n a l out r eg : ou t r eg type ;
s i g n a l YR : FFT IN ARR;
s i g n a l YI : FFT IN ARR;
s i g n a l DO : s t d l o g i c v e c t o r ( ( NI+B+NE)∗N/M−1 downto 0 ) ;
s i g n a l FR : FFT OUT ARR;
s i g n a l FI : FFT OUT ARR;
s i g n a l FC : i n t e g e r range 0 to N/M−1;
s i g n a l DR : s t d l o g i c ; −−Data Ready Enable s i g n a l
−−pragma t r a n s l a t e o f f
f i l e FFTOUT FILE : text open write mode i s ”FFT out . txt ” ;
−−pragma t r an s l a t e on
begin
DF : DEC FILTER
gene r i c map (NI => NI , N => N, M => M, B => B,
TWOSCOMP => TWOSCOMP, CT => CT, NE => NE)
port map(CLK => CLK, DR => DR, SI => ADC in , DO => DO) ;
FT : FFT
port map(CLK => CLK, EN => DR, IN R => YR, IN I => YI , OUT R => FR, OUT I => FI ) ;
DF FT : f o r f i n 0 to N/M−1 generate
YI ( f ) <= ( other s => ’ 0 ’ ) ;
YR( f ) <= DO(( f +1)∗(NI+B+NE)−1 downto f ∗(NI+B+NE) ) ;
end generate ;
−−Output FFT values s e r i a l l y
p r o c e s s (CLK, DR, FR, FI , out r eg )
begin
i f r i s i n g e d g e (CLK) then
i f DR = ’1 ’ then
f o r f i n 0 to (N/M)/2−1 loop
out r eg (2∗ f ) <= FR( f +1)(FFT OUT BITS−MSB−1 downto LSB ) ;
out r eg (2∗ f +1) <= FI ( f +1)(FFT OUT BITS−MSB−1 downto LSB ) ;
end loop ;
DATARDY <= ’ 1 ’ ;
e l s e
f o r f i n 1 to N/M−1 loop
out r eg ( f −1) <= out r eg ( f ) ;
end loop ;
DATARDY <= ’ 0 ’ ;
end i f ;
end i f ;
DATA OUT <= out r eg ( 0 ) ;
end p r oc e s s ;
−−pragma t r a n s l a t e o f f
−−Data F i l e Output For Simulat ion Only
p r oc e s s (CLK)
va r i ab l e OUT LINE : l i n e ;
begin
i f r i s i n g e d g e (CLK) then
i f DR = ’1 ’ then
f o r f i n 1 to (N/M)/2 loop −−actua l output
wr i te (OUT LINE ,
t o i n t e g e r ( s i gned (FR( f ) (FFT OUT BITS−MSB−1 downto LSB ) ) ) , r i gh t ) ;
wr i te (OUT LINE , s t r i ng ’ ( ” ” ) ) ;
wr i te (OUT LINE ,
t o i n t e g e r ( s i gned (FI ( f ) (FFT OUT BITS−MSB−1 downto LSB ) ) ) , r i gh t ) ;
wr i te (OUT LINE , s t r i ng ’ ( ” ” ) ) ;
w r i t e l i n e (FFTOUT FILE, OUT LINE ) ;
end loop ;
end i f ;
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end i f ;
end p r oc e s s ;
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